Introduction

The TOPSwitch-JX is a highly integrated monolithic off-line switcher IC designed for off-line power supplies. TOPSwitch-JX integrated circuits enable design of power supplies up to 244 W, while providing high efficiency under all load conditions. TOPSwitch-JX also provides very good performance at low load and during standby (no-load) operation. The TOPSwitch-JX family allows the designer to easily meet efficiency requirements for the latest energy-efficiency standards. Innovative and proprietary features enable design of compact and cost effective switching power supplies while reducing overall design cycle time and system cost. The TOPSwitch-JX family also enables the design of power supplies with robust functionality and provides enhanced safety features such as output overvoltage protection, overload power limiting and hysteretic thermal protection.

Each member of the family has a high-voltage power MOSFET and its controller combined monolithically. Internal start-up bias current is drawn from a high-voltage current source connected to the DRAIN pin, eliminating the need for external start-up circuitry. The internal oscillator is frequency modulated (jitter) to reduce EMI. In addition, the ICs have integrated functions that provide system-level protection. The auto-restart function limits power dissipation in the MOSFET, the transformer and the output diode during overload, output short circuit or open-loop conditions. The auto-recovering hysteretic thermal shutdown function also disables MOSFET switching if the junction temperature exceeds safe limits. A programmable undervoltage/overvoltage (UV/OV) detection feature allows glitch free start-up and shutdown of the power supply during line sag or line surge conditions. Power Integrations’ EcoSmart® technology enables supplies designed around the TOPSwitch-JX family to consume less than 100 mW at no-load and maintain constant efficiency over the full line and load range. TOPSwitch-JX family of solutions easily meets energy efficiency standards such as European Code of Conduct, EC EuP and ENERGY STAR.

Basic Circuit Configuration

The discussion of application-specific requirements, such as constant current, constant power outputs, etc., are beyond the scope of this design guide. However, such requirements may be satisfied by adding additional circuitry to the basic converter descriptions shown here. For more information on additional circuit capabilities, design examples and other information visit the Power Integrations web site or contact your PI sales representative.

Scope

This application note is intended for engineers designing an isolated AC-DC flyback power supply using the TOPSwitch-JX family of devices. It provides guidelines to enable an engineer to quickly select key components and also complete a suitable transformer design. To help simplify the task, the application note refers directly to the PI Xls design spreadsheet that is part of the PI Expert® design software suite available at no charge from www.powerint.com

Figure 1. Typical TOPSwitch-JX Flyback Power Supply With Primary Sensed Output Overvoltage Protection, Line Undervoltage Lockout, Line Overvoltage Shutdown and Programmable Current Limit.
www.powerint.com. The basic configuration used in TOPSwitch-JX flyback power supplies is shown in Figure 1, which also serves as the reference circuit for component identifications used in descriptions throughout this application note.

In addition to this application note, the reader may also find the TOPSwitch-JX Reference Design Kits (RDKs) useful. Each contains a fully functional engineering prototype board, engineering report and device samples. Further details on downloading PI Expert, and obtaining an RDK and updates to this document can be found at www.powerint.com.

Quick Start

Readers familiar with power supply design and Power Integrations design software may elect to skip the step-by-step design approach described later, and can use the following information to quickly design the transformer and select the components necessary for a first prototype. For this approach, only the information described below needs to be entered into the PI Xls spreadsheet, other parameters will be automatically selected based on typical design requirements. References to spreadsheet cell locations are provided in square brackets [cell reference].

- Enter AC input voltage range $V_{AC_{MIN}}$, $V_{AC_{MAX}}$ and minimum line frequency $f_L$ [B3, B4, B5]
- Enter nominal output voltage $V_O$ [B6]
- For designs with a peak load condition, enter average output power, else enter continuous (average) output power [B7]
- For designs with a peak load current, enter peak load current else leave blank [B8]
- Enter efficiency estimate [B11]
  - 0.8 for universal input voltage (85-265 VAC) or single
  - 100/115 VAC (85-132 VAC) and 0.85 for a single 230 VAC (185-265 VAC) design. Adjust the number accordingly based on measurement at peak load and $V_{AC_{MIN}}$.
- Enter loss allocation factor $Z$ [B12]
  - 0.5 for typical application (adjust the number accordingly after first prototype-board evaluation)
- Enter input capacitance ($C_{IN}$) [B15]
  - 2~3 µF/W for universal (85-265 VAC) or single (100/115 VAC)
  - Use 1 µF/W single 230 VAC for single (185-265 VAC)
- Select the TOPSwitch-JX part from the drop down list or enter directly [B19]
- Select the device in the table below according to output power and line input voltage
- Enter operating frequency – [B24]
  - “H” for 66 kHz operation
  - “F” for 132 kHz operation
- Enter core type (if desired) from drop down menu [B54]
  - A suggested core size will be selected automatically if none is entered
- If any warnings are generated, make changes to the design by following instructions in spreadsheet column F
- Build transformer
- Select key components
- See Steps 7 through 12.
- Build prototype and iterate design as necessary, replacing estimates in the spreadsheets with measured values as appropriate (e.g. efficiency, $V_{MIN}$).
- Power Integrations offers a transformer prototyping service and links to other vendors: for details see www.powerint.com/componentsuppliers.htm

<table>
<thead>
<tr>
<th>Output Power Table</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>PCB Copper Area</strong></td>
</tr>
<tr>
<td>230 VAC ±15%</td>
</tr>
<tr>
<td><strong>Product</strong></td>
</tr>
<tr>
<td>TOP264VG</td>
</tr>
<tr>
<td>TOP265VG</td>
</tr>
<tr>
<td>TOP266VG</td>
</tr>
<tr>
<td>TOP267VG</td>
</tr>
<tr>
<td>TOP268VG</td>
</tr>
<tr>
<td>TOP269VG</td>
</tr>
<tr>
<td>TOP270VG</td>
</tr>
<tr>
<td>TOP271VG</td>
</tr>
</tbody>
</table>

Table 1. Output Power Table.

Notes:
1. See Key Application Considerations in device data sheet section for more details.
2. Maximum continuous power in a typical non-ventilated enclosed adapter measured at +50 °C ambient temperature.
3. Maximum continuous power in an open frame design at +50 °C ambient temperature.
4. 230 VAC or 110/115 VAC with doubler.
Step-by-Step Transformer Design Procedure Introduction

The design flow allows for design of power supplies both with or without a peak output power requirement. For peak power requirements the device current limit is programmed to enable the delivery of peak power for a short duration limited only by thermal characteristics of the TOPSwitch-JX package and ratings of other components in the circuit.

As average power increases, based on the measured transformer and device temperature, it may be necessary to select a larger transformer to allow increased copper area for the windings and/or to increase the amount of device heatsinking.

The power table (Table 1) provides guidance for peak and continuous (average) power levels obtainable in both sealed adapter and open frame applications. For the V package without an external heatsink, the power values for adapter and open frame are thermally limited. The peak values represent the electrically limited output power, assuming operation at current limit \( I_{LIM(MIN)} \). For the E package, the adapter power values are also thermally limited, however, the open frame values are electrically limited and therefore also represent the peak output power. As the continuous power values are thermally limited, they indicate the upper limit of continuous power for worst case conditions but may vary depending on the specific application. For example, if the peak power condition has a very low duty cycle, such as the 1-second peak required to close the drawer in a DVD player, then the thermal rise of the device (and transformer) is only a function of the continuous average power. However, if the peak power is repetitive with a significant duty cycle, then it would need to be considered as a limiting factor in the design.

Figure 2 shows how to calculate the average power requirements for a design with two different peak load conditions.

\[
P_{AVE} = P_1 + (P_3 - P_1) \times \delta_1 + (P_2 - P_1) \times \delta_2
\]

\[
\delta_1 = \frac{\Delta t_1}{T}, \quad \delta_2 = \frac{\Delta t_2}{T}
\]

Where \( P_x \) are the different output power conditions, \( \Delta t_x \) are the durations of each peak power condition and \( T \) is the period of one cycle of the pulsed load condition.

The design procedure requires both peak and continuous (average) powers to be specified. If there is no peak power requirement for the design, the same value should be used for both continuous and peak power.

Figure 2. Continuous (average) Output Power Calculation Example.

The peak power is used to select the TOPSwitch-JX device and design the transformer for power delivery at minimum input line voltage while continuous (or average power if the peak load is periodic) is used for thermal design and may affect the size of the transformer and the heatsink.

Step 1. Enter Application Variables VAC\(_{MIN}\), VAC\(_{MAX}\), f\(_L\), V\(_O\), P\(_{O(PEAK)}\), P\(_{O(AVE)}\), T, \( Z \), \( V_B \), \( t_C \), C\(_{IN}\)

Determine the input voltage range from Table 2.

<table>
<thead>
<tr>
<th>Nominal Input Voltage (VAC)</th>
<th>VAC(_{MIN})</th>
<th>VAC(_{MAX})</th>
</tr>
</thead>
<tbody>
<tr>
<td>100/115</td>
<td>85</td>
<td>132</td>
</tr>
<tr>
<td>230</td>
<td>195</td>
<td>265</td>
</tr>
<tr>
<td>Universal</td>
<td>85</td>
<td>265</td>
</tr>
</tbody>
</table>

Table 2. Standard Worldwide Input Line Voltage Ranges.

Line Frequency, f\(_L\)

50 Hz for universal or single 100 VAC, 60 Hz for single 115 VAC input. 50 Hz for single 230 VAC input. These values represent typical line frequencies rather than minimums. For most applications this gives adequate overall design margin. For absolute worst case or based on the product specification, reduce these numbers by 6% (47 Hz or 56 Hz). For half-wave rectification, use f\(_L\)/2. For DC input, enter the voltage directly into Cells B67 and B68.
Nominal Output Voltage, $V_o$ (V)
Enter the nominal output voltage of the main output during the continuous load condition. Generally the main output is the output from which feedback is derived.

Continuous / Average Output Power $P_{OAVE}$ (W)
Enter the average output power of the power supply. If the power supply is a multiple output power supply, enter the sum total power of all the outputs.

Peak Output Power $P_{OPEAK}$ (W)Enter the peak output power under peak load conditions. If the design does not have a peak load condition, then leave this entry blank and a value equal to $P_{OAVE}$ is assumed. $P_{OPEAK}$ is used to calculate the primary inductance value.

In multiple output designs, the output power of the main output (typically the output from which feedback is taken) should be increased such that the peak power (or maximum continuous output power as applicable) matches the sum of the output power from all the outputs in the design. The individual output voltages and currents should then be entered at the bottom of the spreadsheet (cells [B122 to B168]).

Select Heatsink Type and Enclosure
The enclosure determines the maximum power capability of the TOPSwitch-JX device. If the power supply is going to be housed in a sealed plastic case (much like an laptop power supply) then select the adapter enclosure. If on the other hand the power supply has better air flow, select the open frame enclosure.

Depending on the package selected an appropriate heatsink type can be selected. The E package always needs an external heatsink but a V package may be used either with or without an external heatsink. When used without a heatsink the copper area on the PCB provides the only heatsinking. However due to the increased thermal resistance of the PCB, as compared to an external heatsink, the maximum power capability in this configuration will be reduced.

Power Supply Efficiency, $\eta$
Enter the estimated efficiency of the complete power supply measured at the output terminals under peak load conditions and worst-case line (generally lowest input voltage). Start with a value of 80% for $V_{MIN}$ of 85 VAC and 85% for 195 VAC. These are typical for a design where the majority of the output power is drawn from an output voltage of 12 V and no output current sensing is present on the secondary. For a 5 V output starting values of 75% for $V_{MIN}$ of 85 VAC and 80% for 195 VAC are recommended. Once a prototype has been constructed, then measured efficiency can be entered and a further transformer iteration performed, as appropriate.

Power Supply Loss Allocation Factor, $Z$This factor represents the proportion of losses between the primary and the secondary of the power supply. $Z$ factor is used together with the efficiency number to determine the actual power that must be delivered by the power stage. For example, losses in the input stage (EMI filter, rectification, etc) are not processed by the power stage (transferred through the transformer) and therefore, although they reduce efficiency, the transformer design is not affected by their effect on efficiency.

$$Z = \frac{\text{Secondary Side Losses}}{\text{Total Losses}}$$

Examples of primary side losses are losses incurred in the input rectifier and EMI filter, MOSFET conduction losses and primary side winding losses. Examples of secondary side losses include the losses in secondary diode, secondary windings and core losses, losses associated with the primary side clamp circuit and the bias winding. For designs that do not have a peak power requirement, a value of 0.5 is recommended. For designs with a peak power requirement, enter 0.65. This difference accounts for increased input stage losses under peak power loading.

Bias Winding Output Voltage ($V_o$)Enter the voltage at the output of the bias winding output. A starting value of 15 V is recommended. The voltage may be set to different values, for example, when the bias winding output is also used as a primary side (non-isolated) auxiliary output. Higher voltages increase no-load input power while values below 8 V are not recommended as at light load there may be insufficient voltage to correctly bias the optocoupler, causing loss of output regulation. A 10 $\mu$F, 50 V electrolytic capacitor is the recommended minimum value for the bias winding output filter.

Bridge Diode Conduction Time, $t_c$ (ms)Enter a bridge diode conduction time of 3.00 ms if there is no internal power supply. If the power supply is going to be housed in a sealed plastic case (much like an laptop power supply) select the adapter enclosure. If the power supply is going to be used with an external heatsink, select the open frame enclosure.

Total Input Capacitance, $C_{IN}$ ($\mu$F)Table 3 suggests suitable multiplications factors to be used for calculating input capacitance for different AC input voltage ranges.

<table>
<thead>
<tr>
<th>AC Input Voltage (VAC)</th>
<th>Total Input Capacitance per Watt Output Power ($\mu$F/W) Full Wave Rectification</th>
</tr>
</thead>
<tbody>
<tr>
<td>100/115</td>
<td>2 – 3</td>
</tr>
<tr>
<td>230</td>
<td>1</td>
</tr>
<tr>
<td>85-265</td>
<td>2 – 3</td>
</tr>
</tbody>
</table>

Table 3. Suggested Total Input Capacitance for Different Input Voltage Ranges.

The capacitance is used to calculate the minimum and maximum DC voltage across the bulk capacitor and should be selected to keep the minimum DC input voltage, $V_{MIN}>70$ V.
**Step 2 – Enter TOPSwitch-JX Variables:**

**Device, Current Limit, \( V_{\text{OR}} \), \( V_{\text{DS}} \), \( V_{\text{D}} \), Select the Correct TOPSwitch-JX Device**

First, refer to the TOPSwitch-JX power table and select a device based on the peak output power design. Then compare the continuous power to adapter column numbers in the power table, if the power supply is of fully enclosed type, or compare to the open-frame column if the power supply is an open-frame design. If the continuous power exceeds the value given in the power table (Table 1), then the next largest device should be selected. Similarly, if the continuous power is close to the adapter power levels given in the power table, then it may be necessary to switch to a larger device based on the measured thermal performance of the prototype.

**External Current Limit Reduction Factor, \( K_I \)**

The factor \( K_I \) sets the value of the current limit threshold. This allows the current limit level to be adjusted slightly above the minimum peak current \( I_{\text{TP}} \) required for power delivery. This optimizes the transformer design by limiting the peak flux density (BP) during overload and start-up.

For higher efficiency and improved thermal performance, \( K_I \) also allows the selection of a larger TOPSwitch-JX device to be used than required for power delivery by reducing \( K_I \), such that the current limit of the larger device is equal to the original smaller part selected.

**High Line Operating Mode**

This parameter confirms the mode of operation of the TOPSwitch-JX at high line. It is desirable to operate in full-frequency mode at high line as the switching frequency jitter feature will be enabled. (See TOPSwitch-JX data sheet for an explanation of operating modes). This provides improved EMI performance.

**Reflected Output Voltage, \( V_{\text{OR}} \) (V)**

This parameter is the secondary winding voltage during diode conduction, reflected back to the primary through the turns ratio of the transformer. The default value is 135 V; however the acceptable range for \( V_{\text{OR}} \) is between 80 V and 135 V, provided that no warnings in the spreadsheet are triggered. For design optimization purposes, the following trade-offs should be considered:

1. Higher \( V_{\text{OR}} \) allows increased power delivery at \( V_{\text{IN}} \), which minimizes the input capacitance value and maximizes power delivery from a given TOPSwitch-JX device.
2. Higher \( V_{\text{OR}} \) reduces the voltage stress on the output diodes, which in some cases may allow the use of a lower forward drop Schottky diode for higher efficiency.
3. Higher \( V_{\text{OR}} \) can increase leakage inductance and increase clamp losses that reduces efficiency of the power supply and degrade cross regulation in multiple output designs.
4. Higher \( V_{\text{OR}} \) increases peak and RMS current on the secondary side, which may increase secondary side copper and diode losses.

Optimal selection of the \( V_{\text{OR}} \) value depends on the specific application and is based on a compromise between the factors mentioned above.

For lower voltage outputs (approximately 5 V or multiple output designs) a lower \( V_{\text{OR}} \) of approximately 100 V - 110 V is usually better suited. For higher voltage outputs (12 V and above) a higher \( V_{\text{OR}} \) of approximately 120 and 135 V is better suited.

Values below 80 V are not usually recommended. Low \( V_{\text{OR}} \) may cause excessive triggering of the MOSFET self-protection feature during start-up, especially in designs where all outputs are >5 V (see Table 4 for a summary).

**TOPSwitch-JX ON-State DRAIN to SOURCE Voltage, \( V_{\text{DS}} \) (V)**

This parameter is the average ON state voltage developed across the DRAIN and SOURCE pins of TOPSwitch-JX. By default, if the grey override cell is left empty, a value of 10 V is assumed. Use the default value if no better data is available.

**Output Diode Forward Voltage Drop, \( V_{\text{D}} \) (V)**

Enter the average forward voltage drop of the bias winding during start-up, especially in designs where all outputs are >5 V.

**Bias Winding Diode Forward Voltage Drop, \( V_{\text{DB}} \) (V)**

Enter the average forward voltage drop of the (main) output diode. Use 0.5 V for a Schottky diode or 0.7 V for a PN diode if no better data is available. By default, a value of 0.5 V is assumed.

**Ripple to Peak Current Ratio, \( K_p \)**

Figure 6 shows \( K_p < 1 \), indicating continuous conduction mode, \( K_p \) is the ratio of ripple to peak primary current.
<table>
<thead>
<tr>
<th>Performance Goal</th>
<th>$V_{\text{out}}$ Suggestion</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>Maximum output power / smallest TOPSwitch-JX Device</td>
<td>135 V</td>
<td>Maximizes power from given device</td>
</tr>
<tr>
<td>Highest Efficiency</td>
<td>100 V - 120 V</td>
<td>Gives lowest overall losses between, conduction, output diode and leakage inductance</td>
</tr>
<tr>
<td>Multiple Output Design</td>
<td>90 V - 110 V</td>
<td>Improves cross regulation by reducing transformer leakage inductance and peak secondary currents</td>
</tr>
</tbody>
</table>

Table 4. Suggested Values for $V_{\text{out}}$.

$K_P \equiv K_{DP} = \frac{(1-D) \times T}{t}$

Figure 6. Continuous Mode Current Waveform, $K_P < 1$.

Figure 7. Discontinuous Mode Current Waveform, $K_P \geq 1$. 
### PROTECTION FEATURES

**LINE SENSING**
- UV (START-UP): 95 Vdc Minimum DC Bus Voltage at which the power supply will start-up
- OVP (SHUTDOWN): 447 Vdc Typical DC Bus Voltage at which power supply will shut down (MAX)
- RLS: 4.0 MΩmms use two standard, 2 MΩmms, 5% resistors in series for the same functionality

**OUTPUT OVERVOLTAGE**
- CA: 22 Vdc Zener Diode rated voltage for Output Overvoltage shutdown protection
- ROVP: 5.1 kΩmms Output OVP resistor. For latching shutdown use 20 ohm resistor instead

**OVERLOAD POWER LIMITING**
- Overload Current Ratio at VMAX: 1.2
  - Enter the desired margin to current limit at VMAX. A value of <1 indicates that the current limit should be 20% higher than peak primary current at VMAX
  - Enter the desired margin to current limit at VMIN. A value of >1 indicates that the current limit should be 20% higher than peak primary current at VMIN
- ILIMIT_EXT_VMAX: 1.04 A Peak Primary Current at VMAX

**CURRENT WAVEFORM SHAPE PARAMETERS**
- IP: 1.16 A Peak Primary Current (calculated at maximum output power)
- IMAX: 0.59 A Average Primary Current (calculated at average output power)
- IPMAX: 1.16 A Peak Primary Current (calculated at maximum output power)
- IPAVG: 0.59 A Average Primary Current (calculated at average output power)
- IB: 0.45 A Primary Ripple Current (calculated at average output power)
- IRMS: 0.25 A Primary RMS current (calculated at average output power)

**V pin functionality**
- **OVERLOAD POWER LIMITING**
  - RZ: 5.1 kΩmms Output OVP resistor. For latching shutdown use 20 ohm resistor instead

**I pin functionality**
- **LINE SENSING**
  - VUV_STARTUP: 95 Volts Minimum DC Bus Voltage at which the power supply will start-up
  - CURRENT WAVEFORM SHAPE PARAMETERS
    - MIN D: 0.59 A Maximum Duty Cycle (calculated at peak output power)
    - MAX D: 0.6 Amps Average Primary Current (calculated at average output power)
  - IP: 1.16 A Peak Primary Current (calculated at peak output power)
  - IB: 0.45 A Primary Ripple Current (calculated at average output power)
  - IRMS: 0.25 A Primary RMS current (calculated at average output power)

The value of $K_p$ should be in the range of $0.3 < K_p < 6$, and guidance is given in the comments cell if the value is outside this range.

A $K_p$ value of $<1$ will result in higher efficiency by lowering the primary RMS current. A $K_p$ between 0.6 and 0.8 is recommended for 230 VAC (compared to between 0.4 and 0.6 for 100/115 VAC and universal input) to accommodate for a significantly taller and wider leading edge current spike caused by the discharge of the drain node capacitance at higher voltage levels.

The spreadsheet will calculate the values of peak primary current, the RMS ripple current, average primary current and the maximum duty cycle for the design.

**Step 3 – Choose Protection Features, Line Under / Overvoltage, Output Overvoltage and Overload Power Limiting - Optional**

The optional line undervoltage lockout feature of TOPSwitch-JX, defines the start-up voltage of the supply and prevents the power supply output from glitching when the input voltage is below the normal operating range. Connecting a resistor from the input capacitor to the V pin enables this feature. Enter the desired DC voltage across the input capacitor, at which the power supply should operate in the cell adjacent to $V_{VSTART-UP}$. The spreadsheet calculates the closest standard 5% resistor value $R_{LS}$.

The value of $R_{LS}$ also defines the line OV threshold.

**Output Overvoltage Shutdown - Optional**

The output voltage of the bias winding can be used to provide primary sensed output overvoltage. This is an inexpensive way of protecting the power supply should a component in the feedback circuit fail.

This feature can be enabled by connecting a series combination of a resistor and Zener diode from the bias winding output to the V pin (as shown in Figure 1). The spreadsheet estimates a value of the Zener diode required to initiate shutdown in case of loss of feedback but without false triggering during transient conditions such as during dynamic load changes.

During a fault, the bias winding voltage rises causing the Zener diode to conduct and current to flow into the V pin. If this current exceeds 112 µA ($I_V$), switching is immediately disabled. Switching can resume anytime if this current falls below 108 µA within 100 µs. After 100 µs however, the supply enters auto-restart mode. This prevents further increase in output voltage but does not latch off the power supply. Switching is enabled again when the current reduces by greater than the 4 µA, V pin hysteresis requirement. If the current through the Zener and into the V pin exceeds 336 µA, the latching shutdown feature of TOPSwitch-JX is triggered, and the power supply latches off. To reset the latched condition, either the input AC supply has to be removed, long enough for the CONTROL pin capacitor to discharge below $V_{PRESET}$ (~3 V) or when the X pin current falls below 27 µA.

In a typical circuit, a high series resistance $R_{bias}$ in the order of 5.1 kΩ will result in a non-latching shutdown. A low resistance in the range of 4.7 Ω to 22 Ω will result in a latching shutdown.

To avoid noise coupling it is recommended that the resistor should be connected to the V pin and the Zener diode cathode should be connected to the bias winding output.

With the OVP components fitted there is an additional ~2s delay from applying AC (above the line UV threshold) to the supply operating. This delay is caused by the time for the V pin to charge the bias winding capacitor via $R_{OVP}$ and $V_{OVP}$. This can be prevented by adding a small signal (e.g. BAV21/1N4148) diode in series with $V_{OVP}$ (see Figure 21).
Output Power Limiting vs. Input Voltage (Optional)

The X pin on the TOPSwitch-JX can be used to program a current limit value lower than the maximum internal current limit for the part selected. A resistor connected from the X pin to the SOURCE pin (R_x in Figure 1) allows selection of a fixed externally programmed current limit. See data sheet for current limit resistor selection curves.

The addition of a second resistor connected from the X pin to the DC-Bus (R_D), as shown in Figure 12, allows reduction of the programmed current limit as a function of the line voltage. This is desirable as typical flyback power supplies that operate in continuous conduction mode at low line (K_S < 1) will have a higher overload power capability at high line by 200-300%. In certain applications this may require over design of the output diode, transformer and output capacitors to handle the increased dissipation during an overload fault.

The PIXls spreadsheet calculates the values of the two resistors required for power limiting vs. line based on the choice of the TOPSwitch-JX part and the value of K_S selected. At V_{MIN}, the target current limit value is equal to I_{LIMIT(MIN,EXT)}. At high line the target current limit value is calculated based on the value required for specified P_{OPEAR} multiplied by the margin factor, overload current limit ratio at V_{MAX}. The recommended value of 120% ensures that the MOSFET protection mode is not triggered during start-up, especially with high output voltage designs. Lower values are acceptable, but start-up into maximum (peak) load at high input line voltage must be verified.

Resistor values are calculated using the worst case current limit reduction curves provided in the TOPSwitch-JX data sheet.

Step 4 – Choose Core and Bobbin Based on Output Power and Enter A_s, L_s, A_{g}, BW, M, L, N_s

Core effective cross-sectional area, A_s: (cm²)
Core effective path length, L_s: (cm).
Core ungapped effective inductance, A_{g}: (nH/turn²).
Bobbin width, BW: (mm)
Tape margin width equal to half the total margin, M (mm)
Primary Layers, L
Secondary Turns, N_s

Core Type
If the core type cell is left empty, the spreadsheet will default to the smallest commonly available core suitable for the continuous (average) output power specified. The entire list of cores available can be selected from the drop down list in the tool bar of the PIXls design software.

The grey override cells can be used to enter the core and bobbin parameters directly. This is useful if a core is selected that is not on the list, or the specific core or bobbin information differs from that referenced by the spreadsheet.

Table 5. Transformer Core Table.

<table>
<thead>
<tr>
<th>Output Power</th>
<th>66 kHz</th>
<th>132 kHz</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Triple Insulated Wire</td>
<td>Margin Wound</td>
</tr>
<tr>
<td>0 - 10 W</td>
<td>EF12.6</td>
<td>EI22</td>
</tr>
<tr>
<td></td>
<td>EE13</td>
<td>EE19</td>
</tr>
<tr>
<td></td>
<td>EF16</td>
<td>EE16</td>
</tr>
<tr>
<td></td>
<td>EE19</td>
<td>EF20</td>
</tr>
<tr>
<td></td>
<td>EI22</td>
<td>EI25</td>
</tr>
<tr>
<td>10 W - 20 W</td>
<td>EF20</td>
<td>EE19</td>
</tr>
<tr>
<td></td>
<td>EE22</td>
<td>EF25</td>
</tr>
<tr>
<td></td>
<td>EI22/19/6</td>
<td>EEL19</td>
</tr>
<tr>
<td>20 W - 30 W</td>
<td>EF25</td>
<td>EI28</td>
</tr>
<tr>
<td></td>
<td>EI30</td>
<td>EE19</td>
</tr>
<tr>
<td></td>
<td>EPC30</td>
<td>EI22</td>
</tr>
<tr>
<td>30 W - 50 W</td>
<td>E28</td>
<td>E30/15/7</td>
</tr>
<tr>
<td></td>
<td>EI30</td>
<td>EE19</td>
</tr>
<tr>
<td></td>
<td>EPC30</td>
<td>EI22</td>
</tr>
<tr>
<td></td>
<td>EEL25</td>
<td>E30/15/7</td>
</tr>
<tr>
<td>50 W - 70 W</td>
<td>ETD29</td>
<td>EI35</td>
</tr>
<tr>
<td></td>
<td>E35</td>
<td>EE19</td>
</tr>
<tr>
<td></td>
<td>E32</td>
<td>EE19</td>
</tr>
<tr>
<td>70 W - 100 W</td>
<td>ETD34</td>
<td>E40/18/11</td>
</tr>
<tr>
<td></td>
<td>E36/18/11</td>
<td>E40</td>
</tr>
<tr>
<td></td>
<td>EI40</td>
<td>E36/18/11</td>
</tr>
<tr>
<td></td>
<td>EER35</td>
<td>EER28</td>
</tr>
<tr>
<td></td>
<td>EER35</td>
<td>EER28</td>
</tr>
<tr>
<td>100 W - 150 W</td>
<td>ETD39</td>
<td>ETD39</td>
</tr>
<tr>
<td></td>
<td>E40/18/11</td>
<td>E42/21/15</td>
</tr>
<tr>
<td></td>
<td>EE40</td>
<td>E42/21/15</td>
</tr>
<tr>
<td></td>
<td>EE40</td>
<td>E42/21/15</td>
</tr>
<tr>
<td>&gt;150 W</td>
<td>E42/21/15</td>
<td>E42/21/20</td>
</tr>
</tbody>
</table>

Figure 9. Transformer Core and Construction Variables Section of Spreadsheet.
Table 5 provides a list of commonly available cores and power levels at which these cores can be used for typical designs.

**Safety Margin, M (mm)**
For designs that require safety isolation between primary and secondary but do not use triple-insulated wire, the width of the safety margin to be used on each side of the bobbin should be entered here. For universal input designs, a total windings margin of 6.2 mm would be required, and a value of 3.1 mm would be entered into the spreadsheet. For vertical bobbins the margin may not be symmetrical. However, if a total margin of 6.2 mm were required, then 3.1 mm would still be entered even if the physical margin were only on one side of the bobbin.

For designs using triple insulated wire, it may still be necessary to enter a small margin in order to meet the required safety creepage distances. Typically, many bobbins exist for any core size and, each will have different mechanical spacing. Refer to the bobbin data sheet or seek guidance from your safety expert or transformer vendor to determine what specific margin is required.

As the margin reduces the available area for the windings, the margin format described above may not be suitable for small core sizes. If after entering the margin, more than 3 primary layers are required, it is suggested that either a larger core be selected or switch to a zero margin design approach using triple-insulated wire.

**Primary Layers, L**
Primary layers should be in the range of 1 < L < 3, and in general it should be the lowest number that meets the primary current density limit (CMA). Values of 100 Cmils/Amp for designs <5 W scaling linearly to 500 Cmils/Amp at 200 W are typical in designs without forced air cooling. Designs with more than 3 layers are possible, but the increased leakage inductance and issues associated with the physical fit of the windings should be considered. A split primary construction may be helpful for designs where leakage inductance clamp dissipation is too high. Here half of the primary winding is placed on either side of the secondary (and bias) winding in a sandwich arrangement.

**Secondary Turns, NS**
If the grey override cell is left blank, the minimum number of secondary turns is calculated such that the maximum operating flux density \( B_{m} \) is kept below the recommended maximum of 3000 Gauss (300 mT). In general, it is not necessary to enter a number in the override cell except in designs where a lower operating flux density is desired (see the explanation of \( B_{m} \) limits).

**Step 5 – Iterate Transformer Design / Generate Prototype**
Iterate the design making sure that no warnings are displayed. Any parameters outside the recommended range of values can be corrected by following the guidance given in the right hand column.

Once all warnings have been cleared, the output transformer design parameters can be used to wind a prototype transformer or sent to a vendor for samples. (See note on transformer prototyping services in Quick Start section.)

The key transformer electrical parameters are:

**Primary Inductance, \( L_{p} \) (\( \mu \)H)**
This is the target nominal primary inductance of the transformer.

**Primary Inductance Tolerance, \( L_{p,tolerance} \)%**
This is the assumed primary inductance tolerance. A value of 10% is used by default; however if specific information is known from the transformer vendor, then this may be entered in the grey override cell.

**Number of Primary Turns, \( N_{p} \)**
For low leakage inductance applications, a split primary construction may be used, and is recommended for designs above 20 W.

**Gapped Core Effective Inductance, \( A_{je} \) (nH/T²)**
Used by the transformer vendor to specify the core center leg air gap.

**Maximum Operating Flux Density, \( B_{m} \) (Gauss)**
A maximum value of 3000 Gauss during normal operation is recommended. This limits transformer core loss and audible noise generated at light load levels. This limit also prevents core saturation during start-up or output short circuit. Under these conditions the output voltage is low and little reset of the transformer core occurs during the MOSFET off time. This typically allows the transformer flux density to increase during the next and subsequent cycles (staircasing) until the core saturates. A value of 3000 Gauss at the peak current limit of the selected device, together with the built in protection features of TOPSwitch-JX, provides sufficient margin to prevent core saturation under start-up or output short circuit conditions.

The multi-cycle modulation (MCM) mode of operation used in TOPSwitch-JX can generate audio frequency components in the transformer, especially if a long core is used. This audible noise generation is minimized when a value of 3000 Gauss is used for \( B_{m} \). This results in an operating flux density of 750 Gauss in MCM mode. Following this guideline and using the standard transformer production technique of dip varnishing practically eliminates audible noise. A careful evaluation of the audible noise performance should be made using production transformer samples before approving the design. Ceramic capacitors that use dielectrics, such as Z5U, when used in clamp circuits may also generate audio noise. If this is the case, a solution may be to replace them with capacitors having a different dielectric, for example a polyester film type.

**Peak Flux Density, \( B_{p} \) (Gauss)**
A maximum value of 4200 Gauss is recommended to limit the maximum flux density under start-up and output short circuit conditions. This calculation assumes worst-case current limit and inductance values. In high ambient temperature applications,
such as sealed adapters or with lower grade ferrite core material, this value may need to be reduced to 3600 Gauss due to the higher operating ambient temperature. It is important to verify that core saturation does not occur at maximum ambient temperature under overload conditions just prior to loss of regulation.

Maximum Primary Wire Diameter, OD (mm)
By default, if the override cell is empty, double insulated wire is assumed and the standard wire diameter is chosen. The grey override cells can be used to enter the wire diameter directly by the user.

The other factors automatically calculated by the spreadsheet include:

Estimated Total Insulation Thickness, INS (mm) Primary winding number of turns
Primary wire gauge, AWG
Number of primary layers, L
Estimated core center leg gap length, Lg (mm)
Number of secondary turns, Ns
Secondary wire size, DIAs (mm)
Secondary wire gauge, AWG

Figure 10. Transformer Primary Design Parameters Section of Spreadsheet.

Figure 11. Transformer Secondary Design Parameters Section of Spreadsheet – Multiple Outputs.
Figure 12. Typical TOPSwitch-JX Flyback Power Supply Using Optocoupler-TL431 Feedback Circuit.

Figure 13. Recommended Clamp Circuits with TOPSwitch-JX Applications.
In multiple output design NSx, CMSx, AWGSx (where x is the output number) should also be used.

**Step 6 – Selection of TOPSwitch-JX External Components**

**CONTROL Pin – External Components**

The schematic in Figure 12 shows the external components required for a typical TOPSwitch-JX power supply design. It is strongly recommended that a 100 nF capacitor be directly connected between the CONTROL pin and the SOURCE pin of the TOPSwitch-JX. This capacitor should be located adjacent to the TOPSwitch-JX with short traces. In designs using surface mount components, this capacitor should be located directly at the pins of the TOPSwitch-JX.

In addition to the 100 nF capacitor connected to the CONTROL pin, a series combination of a 6.8 Ω resistor and a 47 µF electrolytic capacitor is required to be connected between the CONTROL pin and the SOURCE terminal of the TOPSwitch-JX. The 47 µF capacitor acts as an energy reservoir and provides power to the TOPSwitch-JX internal circuitry during start-up and also provides the timing for auto-restart. Furthermore, this capacitor together with the dynamic impedance of the CONTROL pin forms a pole at approximately 160 Hz. A small value resistor (6.8 Ω) is generally added in series with this capacitor. This external resistor, along with the ESR of the CONTROL pin capacitor (typically about 2 Ω), provides a stable series resistance and forms a zero at approximately 400 Hz. Although larger values of the external resistor may help improve the phase response, values above 22 Ω should be avoided.

**Step 7 – Selection of Line - Undervoltage / Overvoltage Components**

The line undervoltage detection feature prevents the power supply from starting until the input voltage is above a defined level. During power-up or when the switching of the power MOSFET is disabled during auto-restart, the current into the V pin must exceed 25 µA to initiate switching (I_{UV} in data sheet). As a resistor from the DC rail to the V pin is used to sense the input voltage, the supply voltage that causes the current into the V pin to exceed 25 µA defines the undervoltage threshold. The same resistor also defines the line overvoltage threshold. When the current into the V pin exceeds I_{OV} (112 µA typical) the device stops switching, increasing the voltage withstand of the TOPSwitch-JX to its 725 V BV_{DSS} rating.

With a typical value of 4 MΩ connected from the DC rail to the V pin line UV is programmed to 100 VDC and OV to 450 VDC.

The sense resistor should be rated above 400 V, generally requiring either a single 0.5 W or two 0.25 W devices connected in series. A typical value of 4 MΩ is suggested for use as line sense resistor for universal input applications. Additional guidance is provided by the design spreadsheet.

If the undervoltage (UV) or the overvoltage (OV) functions are to be used selectively, a number of circuits are provided in the TOPSwitch-JX family data sheet to ease the selection of external components. If the V pin function is not used, the V pin should be connected to the SOURCE pin. The V pin should not be left unconnected.

**Step 8 – Selection of Primary Clamp Components**

It is recommended that either a Zener clamp or an RCD combined with a Zener clamp be used in TOPSwitch-JX designs. This is to ensure that the peak drain voltage is limited to below the BV_{DSS} of the internal MOSFET while still maximizing efficiency and minimizing no-load consumption.

A standard RCD clamp designed to limit the peak drain voltage under peak load conditions represents a significant load as the output power is reduced, resulting in lower light-load efficiency and higher no-load consumption.

### Table 6. List of Diodes Suitable for use as the Output Rectifier

<table>
<thead>
<tr>
<th>Rec. Diode</th>
<th>D (A)</th>
<th>I (V)</th>
<th>Package</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Schottky</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IN5819</td>
<td>40</td>
<td>1</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>SB140</td>
<td>40</td>
<td>1</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>SB160</td>
<td>60</td>
<td>1</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR160</td>
<td>60</td>
<td>1</td>
<td>Axial</td>
<td>IR</td>
</tr>
<tr>
<td>1LQ06</td>
<td>60</td>
<td>1.1</td>
<td>Axial</td>
<td>IR</td>
</tr>
<tr>
<td>IN5822</td>
<td>40</td>
<td>3</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>SB340</td>
<td>40</td>
<td>3</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR340</td>
<td>40</td>
<td>3</td>
<td>Axial</td>
<td>IR</td>
</tr>
<tr>
<td>SB360</td>
<td>60</td>
<td>3</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR360</td>
<td>60</td>
<td>3</td>
<td>Axial</td>
<td>IR</td>
</tr>
<tr>
<td>SB540</td>
<td>40</td>
<td>5</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>SB560</td>
<td>60</td>
<td>5</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR745</td>
<td>45</td>
<td>7.5</td>
<td>TO-220</td>
<td>Vishay / IR</td>
</tr>
<tr>
<td>MBR760</td>
<td>60</td>
<td>7.5</td>
<td>TO-220</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR1045</td>
<td>45</td>
<td>10</td>
<td>TO-220</td>
<td>Vishay / IR</td>
</tr>
<tr>
<td>MBR1060</td>
<td>60</td>
<td>10</td>
<td>TO-220</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR10100</td>
<td>100</td>
<td>10</td>
<td>TO-220</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR1645</td>
<td>45</td>
<td>16</td>
<td>TO-220</td>
<td>Vishay / IR</td>
</tr>
<tr>
<td>MBR1660</td>
<td>60</td>
<td>16</td>
<td>TO-220</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR2045CT</td>
<td>45</td>
<td>20(2×10)</td>
<td>TO-220</td>
<td>Vishay / IR</td>
</tr>
<tr>
<td>MBR2060CT</td>
<td>60</td>
<td>20(2×10)</td>
<td>TO-220</td>
<td>Vishay</td>
</tr>
<tr>
<td>MBR20100</td>
<td>100</td>
<td>20(2×10)</td>
<td>TO-220</td>
<td>Vishay / IR</td>
</tr>
<tr>
<td><strong>UFR</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>UF4002</td>
<td>100</td>
<td>1</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>UF4003</td>
<td>200</td>
<td>1</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>MUR120</td>
<td>200</td>
<td>1</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>EGP20D</td>
<td>200</td>
<td>2</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>BYY27-200</td>
<td>200</td>
<td>2</td>
<td>Axial</td>
<td>Vishay / NXP</td>
</tr>
<tr>
<td>UF5401</td>
<td>100</td>
<td>3</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>UF5402</td>
<td>200</td>
<td>3</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>EGP30D</td>
<td>200</td>
<td>3</td>
<td>Axial</td>
<td>Vishay</td>
</tr>
<tr>
<td>BYY28-200</td>
<td>200</td>
<td>3.5</td>
<td>Axial</td>
<td>Vishay / NXP</td>
</tr>
<tr>
<td>MUR420</td>
<td>200</td>
<td>4</td>
<td>TO-220</td>
<td>Vishay</td>
</tr>
<tr>
<td>BYY29-200</td>
<td>200</td>
<td>8</td>
<td>TO-220</td>
<td>Vishay / NXP</td>
</tr>
<tr>
<td>BYY32-200</td>
<td>200</td>
<td>18</td>
<td>TO-220</td>
<td>Vishay / NXP</td>
</tr>
</tbody>
</table>
Figure 13a shows an example of an RCD + Zener clamp. During normal operation the Zener diode does not conduct, clamping is provided by $R_{\text{CLAMP}}$ and $C_{\text{CLAMP}}$. This allows the values to be optimized for full load rather than overload and start-up. This results in lower dissipation and improved light load and no-load input power. During output overload and start-up $V_{\text{CLAMP}}$ provides a defined maximum drain voltage below the $BV_{\text{DSS}}$ rating of the MOSFET. In high power designs, multiple Zeners may be required to share dissipation, shown in gray in Figure 13a. A Zener clamp may also be used ($R_{\text{CLAMP}}$ and $C_{\text{CLAMP}}$ are eliminated) which results in excellent full load and light efficiency plus low no-load input power but higher EMI.

Figure 13b shows an efficient RCDZ clamp circuit. This configuration provides the light load and no-load performance of the Zener clamp as well as the low EMI characteristic of an RCD clamp. The benefit of this circuit is that at light load or no-load $C_{\text{CLAMP}}$ does not discharge below the value of $V_{\text{CLAMP}}$. In a normal RCD clamp at light or no-load the capacitor ripple voltage becomes very large ($>V_{\text{DR}}$) and the clamp the main load giving poor no-load input power and low light load efficiency. The operation is similar to the traditional RCD clamp. After the turn-off event of the switch, capacitor $C_{\text{CLAMP}}$ is discharged via $R_{\text{CLAMP}}$ and $V_{\text{CLAMP}}$, resetting the capacitor ready for the next turn-off event. Dissipation is shared between $V_{\text{CLAMP}}$ and $R_{\text{CLAMP}}$ in proportion to the voltages across these two components. The recommended value for $V_{\text{CLAMP}}$ is about 10% higher than the $V_{\text{OR}}$ of the design. Two Zeners can be placed in series to increase the power capability of the Zeners.

**Figure 14. Typical Zener Feedback Circuit.**

**Figure 15. Optocoupler-TL431 Feedback Circuit.**
The peak drain voltage should be limited to a maximum of 675 V under these conditions to provide a margin for component variation. The clamp diode (\(D_{\text{CLAMP}}\)) must be a fast or an ultra-fast recovery type with a reverse recovery time <500 ns. Under no circumstances should a standard recovery rectifier diode be used. The high dissipation that may result during start-up or an output short circuit can cause failure of the diode. Resistor \(R_{\text{CLAMP}}\) dampens ringing for reduced EMI. Power supplies using different members of the TOPSwitch-JX family will have different peak primary currents and leakage inductances, and therefore different leakage energy. Capacitor \(C_{\text{CLAMP}}\) and \(R_{\text{CLAMP}}\) must be optimized for each design. As a general rule, minimize the value of capacitor \(C_{\text{CLAMP}}\) and maximize the value of resistor \(R_{\text{CLAMP}}\) while still meeting the recommended 675 V peak drain voltage limit.

**Step 9 – Select Output Rectifier Diode**

For each output use the values of peak inverse voltage (\(V_{\text{PIV}}\)) and output current (\(I_{O}\)) provided in the design spreadsheet to select the output diodes. Table 6 shows some commonly available types.

\[V_{\text{PIV}} \geq 1.25 \times V_{O} \text{ where } PIV_{O} \text{ is taken from the Voltage Stress Parameters section of the spreadsheet and Transformer Secondary Design Parameters (Multiple Outputs).}\]

\[I_{O} \geq 2 \times I_{DC} \text{ where } I_{DC} \text{ is the diode rated DC current, and } I_{O} \text{ is the average output current. Depending on the temperature rise and the duration of the peak load condition, it may be necessary to increase the diode current rating once a prototype has been built. This also applies to the amount of heatsinking required.}\]

**Step 10 – Select Output Capacitor**

**Ripple Current Rating**

The spreadsheet calculates output capacitor ripple current using the average output power. Therefore the actual rating of the capacitor will depend on the peak to average power ratio of the design. In most cases this assumption will be valid as capacitor ripple rating is a thermal limitation, and most peak load durations are shorter than the thermal time constant of the capacitor (<1s). For such designs, select the output capacitor(s) such that the ripple rating is greater than the calculated value of \(I_{\text{Ripple}}\) from the spreadsheet. However, in designs with high peak to continuous (average) power and long duration peak load conditions, the capacitor rating may need to be increased based on the measured capacitor temperature rise under worst-case load and ambient conditions.

In either case, if a suitable individual capacitor cannot be found, then two or more capacitors may be used in parallel to achieve a combined ripple current rating equal to the sum of the individual capacitor ratings.

Many capacitor manufacturers provide factors that increase the ripple current rating as the capacitor operating temperature is reduced from its data sheet maximum. This should also be considered to ensure that the capacitor is not oversized.

<table>
<thead>
<tr>
<th>P/N</th>
<th>CTR(%)</th>
<th>BVCEO</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>4 Pin DIP</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>PC123Y6</td>
<td>80-160</td>
<td>70 V</td>
<td>Sharp</td>
</tr>
<tr>
<td>PC817X1</td>
<td>80-160</td>
<td>70 V</td>
<td>Sharp</td>
</tr>
<tr>
<td>PC817X4J</td>
<td>300-600</td>
<td>80 V</td>
<td>Sharp</td>
</tr>
<tr>
<td>SFH615A-2</td>
<td>63-125</td>
<td>70 V</td>
<td>Vishay, Isocom</td>
</tr>
<tr>
<td>SFH617A-2</td>
<td>63-125</td>
<td>70 V</td>
<td>Vishay, Isocom</td>
</tr>
<tr>
<td>SFH618A-2</td>
<td>63-125</td>
<td>55 V</td>
<td>Vishay, Isocom</td>
</tr>
<tr>
<td>ISP817A</td>
<td>80-160</td>
<td>35 V</td>
<td>Vishay, Isocom</td>
</tr>
<tr>
<td>LTV817A</td>
<td>80-160</td>
<td>35 V</td>
<td>Liteon</td>
</tr>
<tr>
<td>LTV816A</td>
<td>80-160</td>
<td>80 V</td>
<td>Liteon</td>
</tr>
<tr>
<td>LTV123A</td>
<td>80-160</td>
<td>70 V</td>
<td>Liteon</td>
</tr>
<tr>
<td>LTV817D</td>
<td>300-600</td>
<td>35 V</td>
<td>Liteon</td>
</tr>
<tr>
<td>K1010A</td>
<td>60-160</td>
<td>60 V</td>
<td>Cosmo</td>
</tr>
</tbody>
</table>

| 6 Pin DIP |
| LTV702FB | 63-125 | 70 V  | Liteon |
| LTV703FB | 63-125 | 70 V  | Liteon |
| LTV713FA | 80-160 | 35 V  | Liteon |
| K2010    | 60-160 | 60 V  | Cosmo  |
| PC702V2NSZX| 63-125 | 70 V  | Sharp  |
| PC703V2NSZX| 63-125 | 70 V  | Sharp  |
| PC713V1NSZX| 80-160 | 35 V  | Sharp  |
| PC714V1NSZX| 80-160 | 35 V  | Sharp  |
| MOC8102  | 73-117 | 30 V  | Vishay, Isocom |
| MOC8103  | 108-173| 30 V  | Vishay, Isocom |
| MOC8105  | 63-133 | 30 V  | Vishay, Isocom |
| CNY17F-2 | 63-125 | 70 V  | Vishay, Isocom, Liteon |

**Table 7. Optocouplers.**

**ESR Specification**

The switching ripple voltage on the output is equal to the peak secondary current multiplied by the ESR of the output capacitor (electrolytic types assumed). It is therefore important to select low ESR capacitor types to reduce the ripple voltage. In general, selecting a capacitor rated for the output ripple, will result in an acceptable value of ESR.

**Voltage Rating**

Select a voltage rating such that \(V_{\text{RATED}} \geq 1.25 \times V_{O}\).

**Step 11 – Select Feedback Circuit Components**

The choice of the feedback circuit for a power supply is governed by the desired output regulation. A simple feedback circuit can be configured using a Zener diode in series with the optocoupler diode. Though this method is inexpensive, it relies on the Zener diode to control the output voltage, which limits performance due to the device’s wide tolerance and large temperature coefficient as compared to a referenced IC.

Figure 14 shows a typical implementation of Zener feedback. The drop across the Zener diode \(D_2\), optocoupler series resistor...
Figure 16. Typical “Type 2” Controller Implementation Using TOPSwitch-JX.

<table>
<thead>
<tr>
<th>Pole/Zero</th>
<th>Formed by</th>
<th>Approximate Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{p1} )</td>
<td>( C_T )</td>
<td>0 Hz</td>
</tr>
<tr>
<td>( f_{z1} )</td>
<td>( R_T, C_T, R_{L1} )</td>
<td>100 Hz</td>
</tr>
<tr>
<td>( f_{p2} )</td>
<td>TOPSwitch</td>
<td>7 kHz</td>
</tr>
</tbody>
</table>

Figure 17. Modified “Type 2” Controller to Provide Additional Phase Boost Near Crossover.

<table>
<thead>
<tr>
<th>Pole/Zero</th>
<th>Formed by</th>
<th>Approximate Location</th>
</tr>
</thead>
<tbody>
<tr>
<td>( f_{p1} )</td>
<td>( C_T )</td>
<td>0 Hz</td>
</tr>
<tr>
<td>( f_{z1} )</td>
<td>( R_T, C_T, R_{L1} )</td>
<td>100 Hz</td>
</tr>
<tr>
<td>( f_{p2} )</td>
<td>( R_{L2}, C_{BF}, R_D )</td>
<td>( f_C )</td>
</tr>
<tr>
<td>( f_{p3} )</td>
<td>TOPSwitch</td>
<td>7 kHz</td>
</tr>
<tr>
<td>( f_{p3} )</td>
<td>( R_{L2}, C_{BF}, R_D )</td>
<td>( 10 f_C )</td>
</tr>
</tbody>
</table>
**Figure 18a.** Layout Considerations for TOPSwitch-JX Using V-Package.

**Figure 18b.** Layout Considerations for TOPSwitch-JX Using E-Package.
R\textsubscript{L} and the optocoupler LED determine the output voltage. Resistor R\textsubscript{BIAS} provides a 1 mA bias current so that the Zener diode is operating close to its knee voltage. Resistor R\textsubscript{f} sets the DC gain of the feedback. Both these can be 0.125 W or 0.25 W, 5% types. Selecting a Zener with a low test current (I\textsubscript{ZT} ≤ 5 mA) is recommended to minimize the current needed to bias the feedback network, reducing no-load input power consumption.

For improved accuracy, Figure 15 shows a typical implementation using a reference IC. A TL431 is used to set the output voltage and is programmed via a resistor divider R\textsubscript{S1} and R\textsubscript{S2}. Resistor R\textsubscript{O} sets the DC gain. The presence of capacitor C\textsubscript{S} adds a pole very near 0 Hz (practically limited by the finite gain of the TL431) in the closed loop transfer function. Furthermore, C\textsubscript{S} together with resistors R\textsubscript{S1} and R\textsubscript{S2} form a low frequency zero (f\textsubscript{BZ}) located at

\[ f_{\text{BZ}} = \frac{1}{2\pi(R_{\text{S1}} + R_{\text{S2}})C_{\text{S}}} \]

The component values should be chosen such that this zero occurs at approximately 100 Hz.

The 7 kHz internal pole from the TOPSwitch-JX provides the high frequency pole (f\textsubscript{H}) which can be placed across R\textsubscript{S1} to complete the type 2 compensation configuration (see Figure 16).

In certain cases an increase in phase (phase boost) may be required near the crossover frequency. Once the desired crossover frequency f\textsubscript{C} has been achieved through the selection of resistor R\textsubscript{CB}, an RC network (formed by R\textsubscript{CB} and C\textsubscript{CB}) can be placed across R\textsubscript{S1} to provide this phase boost. Recommended starting values for these components are

\[ R_{\text{CB}} = \frac{R_{\text{S1}}}{9} \]
\[ C_{\text{CB}} = \frac{9}{10(2\pi R_{\text{CB}} f_{\text{C}})} \]

This arrangement places a pole zero pair (f\textsubscript{Z} and f\textsubscript{P}) which can typically provide about 30° of additional phase margin without significantly altering the crossover frequency f\textsubscript{C} (see Figure 17).

A post filter (L\textsubscript{PF} and C\textsubscript{PF}) is typically added to reduce high frequency switching noise and ripple. Inductor L\textsubscript{PF} should be in the range of 1 µH – 3.3 µH with a current rating above the peak output current. Capacitor C\textsubscript{PF} should be in the range of 100 µF to 330 µF with a voltage rating ≥ 1.25 x V\textsubscript{OUT}. The combination of L\textsubscript{PF} and C\textsubscript{PF} should be such that their resonant frequency should occur at or slightly beyond 10 kHz. This is to ensure that there is no phase degradation due to the post filter inside the bandwidth of the power supply. If a post filter is used then the optocoupler should be connected as shown, before the post filter inductor and the sense resistors. Connecting after the post filter typically causes oscillation.

Table 7 is a list of commonly used optocouplers for feedback control of isolated switching power supplies. Use of an optocoupler with a typical CTR of 1 to 6 is recommended.

### Tips for Designs

#### Design Recommendations:

- A soft finish circuit is recommended for high output voltage designs (>12 V) especially where large value output capacitors are used. This ensures start-up with full load at low line and also prevent output voltage overshoot. In Figure 22, R23, D6 and C19 show one implementation of the soft finish circuit.
- A 10 µF, 50 V electrolytic capacitor is recommended for the bias winding output filter to ensure appropriate bias voltage for the optocoupler when the power supply is unloaded. At high line and no-load, the bias voltage should not drop below 7 V (worst case) for best no-load input power performance. Adjust bias winding voltage or capacitor accordingly.

#### Circuit Board Layout

TOPSwitch-JX is a highly integrated power supply solution that integrates on a single die both the controller and the high voltage MOSFET. The presence of high switching currents and voltages together with analog signals makes it especially important to follow good PCB design practice to ensure stable and trouble free operation of the power supply.

When designing a PCB for the TOPSwitch-JX based power supply, it is important to follow the following guidelines:

#### Primary Side Connections

- Use a single point (Kelvin) connection at the negative terminal of the input filter capacitor for the TOPSwitch-JX SOURCE pin and bias winding return. This improves surge capabilities by returning capacitive displacement currents that flow across the isolation barrier directly to the input filter capacitor.
- The CONTROL pin bypass capacitor should be located as close as possible to the SOURCE and CONTROL pins and its SOURCE connection trace should not be shared by the main MOSFET switching currents or bias winding return connection.
- All SOURCE pin referenced components connected to the VOLTAGE-MONITOR (V) or EXTERNAL CURRENT LIMIT (X) pins should also be located closely between that pin and the SOURCE pin. The SOURCE connection trace of these components should not be shared by the main MOSFET switching or bias winding return currents. It is very critical that the SOURCE pin switching current is returned to the input capacitor negative terminal through a separate trace that is not shared by the components connected to CONTROL, VOLTAGE-MONITOR or EXTERNAL CURRENT LIMIT pins. This is because the SOURCE pin is also the controller ground reference pin. Any traces to the V or X pins should be kept as short as possible and physically away from the DRAIN node, clamp components or any node with high di/dt or dv/dt, to prevent noise coupling.
- The line sense resistor should be located close to the V pin to minimize the trace length on the high impedance V pin side. The DC bus side of the V pin resistor should be connected as close to the bulk capacitor as possible.
- In addition to the 47 µF CONTROL pin capacitor, a high frequency 0.1 µF bypass capacitor in parallel should be used for local decoupling (C\textsubscript{b} in Figure 18).
- The feedback optocoupler output should be routed away from any high voltage or high current traces to prevent noise coupling.
The preferred Y capacitor connection is close to the transformer secondary output return pin(s) and the positive primary DC input pin of the transformer. If the Y capacitor is connected between primary and secondary RTN, then the primary connection should be made via a dedicated trace from the Y capacitor to the negative input capacitor terminal. This ensures that line surge created displacement currents across the isolation barrier are routed away from traces connected to the TOPSwitch-JX.

Secondary
To minimize leakage inductance and EMI, the area of the loop connecting the secondary winding, the output diode and the output filter capacitor should be minimized. In addition, sufficient copper area should be provided at the anode and cathode terminal of the diode for heatsinking. A larger area is preferred at the quiet cathode terminal as a large anode area can increase high frequency radiated EMI.
Common Layout Problems to Avoid
A poor layout will often result in performance issues that may be time consuming to analyze, and they may occur at the end of development, when PCB design changes are difficult. Figure 19 will help quickly identify the root cause of a problem and correct the layout. The figure schematically shows common layout mistakes and the reasons they should be avoided.

Light Load Efficiency and No-load Input Power Hints and Tips

Correct Power Meter Configuration
Figure 25 shows the two possible configurations for the voltage and current sense elements in a power meter and their typical impedances. The individual voltage and current elements are typically brought out onto the rear of the instrument allowing user configuration.

For low power measurements (<100 W) configuration (a) should be used. This prevents the static loss from the input impedance of the voltage sense element being included in the power readings. At 230 VAC this equals an error of 26 mW for a meter with 2 MΩ input impedance. This fails to meet the ≤0.01 W uncertainty requirement of most energy efficiency test methods (IEC 62301) when measuring no-load input power. Configuration (a) does introduce an error due to the voltage drop (power dissipation) across the current sense element. However for low current measurements this is typically negligible. For example for an 85 VAC, 2 A RMS measurement the dissipation is 64 mW giving a power measurement error of <0.05% vs. the ≤2% requirement.

A quick check to see if the power meter is correctly configured is to apply 230 VAC to the power meter with no power supply unit (PSU) connected. If the power meter displays a non-zero power value then it is likely that configuration (b) is being used. Switch the power meter to configuration (a).
No-load Input Power Settling Time
When measuring input power under no-load or standby conditions ensure an adequate measurement time to allow the input power to stabilize. Figure 27 shows the typical settling time for a no-load input power measurement of a TOPSwitch-JX design at 230 VAC input. Input power measurements were taken using a Yokogawa WT210 power meter every 100 ms for 5.5 minutes (330 s). Note that a delay of >90 s is needed to obtain a power measurement within 3 mW (5%) of the final value (55.4 mW).

No-load Input Power Repeatability
TOPSwitch-JX has minimal no-load input power and light load efficiency variability which reduces the design margin needed to meet a given specification. Figure 26 shows an example of typical performance. Here the no-load of a single power supply was measured with 48 TOP266EG parts at a device temperature of both 25 °C and 100 °C. The total spread at a single temperature was <5 mW and <7 mW including data from both temperatures.

Improving Light Load Efficiency and No-load Input Power
During light load and no-load conditions the consumption of the feedback network, line sensing resistors and clamp are significant and without optimization can double the no-load input power of a design or significantly reduce available output power under standby conditions.

The following approaches can be followed to minimize these losses
- Minimize output pre-loads
- Connect line sense resistor to V pin
- Clamp choice and optimization
- Minimize bias winding voltage
- Increase value of line sense resistance
- Configure optocoupler transistor as part of Darlington pair
- Use of TLV431 vs. TL431 secondary reference IC

However before trying these techniques first verify that the power meter used to make input power measurements is correctly configured (Figure 25).

Figure 25. Correct Power Meter Configurations for Accurate Measurement of Low Power / No-load and Higher Power Designs. Configuration (a) is Recommended for TOPSwitch-JX Power Levels.

Figure 26. Example of Device to Device and Temperature Variation on No-load Input Power Measured in a Single Power Supply.
Minimize Output Pre-Loads
Output pre-loads are not required in single output TOPSwitch-JX designs and may be removed. In multiple output cases a small pre-load may be required on outputs to which the secondary side feedback network is not connected. Without a pre-load these outputs can peak charge significantly above their regulated voltages. To minimize no-load input power the value of pre-load resistors should be increased. For lower dissipation a shunt regulator can be added to maintain a fixed difference between the main regulated output and a second output. Here to minimize losses the transistor of the shunt regulator should be configured to feed current into the regulated output rather then to output return.

Include Line Sense Resistor (Connected to V pin)
In addition to providing line undervoltage and overvoltage, connecting a line sense resistor to the V pin enables the line feed forward feature. This reduces the amount of current needed into the device CONTROL pin to program a given duty cycle as the line voltage is increased. As this current represents an output load (drawn from both the bias winding via the optocoupler transistor and output via to optocoupler LED) reducing the CONTROL pin current also reduces dissipation. This improves light load efficiency and no-load input power despite the additional dissipation of the line sense resistor itself.

Clamp Choice and Optimization
For lowest dissipation at light and no-load select either a Zener or Zener bleed clamp configuration. RCD clamps should be avoided as the resistor and capacitor value are selected to limit the peak drain voltage under full load and over-load conditions. However under light or no-load conditions the capacitor voltage discharges significantly as both the leakage inductance energy and switching frequency are lower. As the capacitor has to be recharged to above the reflected output voltage each switching cycle the lower capacitor voltage represents wasted energy. It has the effect of making the clamp dissipation appear as a significant load just as if it were connected to the output of the power supply.

Zener and Zener bleed clamp configurations solve this problem by preventing the voltage across the capacitor discharging below a minimum value (defined by the voltage rating of the Zener) and therefore minimizing clamp dissipation under light and no-load conditions.

Figure 13 shows recommended clamp configurations. Optimize the dissipation of the clamp by using the highest value for \( R_{\text{CLAMP}} \) that keeps the peak drain voltage below 675 V under the worst-case conditions of maximum AC input voltage and output overload just prior to loss of regulation and entering into auto-restart. Further information on clamp design is provided in Step 8 of the design flow.

Minimize Bias Winding Voltage Under No-load Conditions
On the primary side the feedback current into the CONTROL pin is fed from the output of the bias winding. Minimizing the voltage of the bias winding therefore reduces overall dissipation. Under no-load and maximum input voltage conditions monitor the bias winding capacitor voltage with an oscilloscope (C10 in Figure 31). Reduce the number of bias winding turns on the transformer until the minimum voltage seen is ≥7 V. Voltages below this can cause the optocoupler to cut off and results in a rise in the output voltage at no-load. Due to the integer nature of the bias winding turns it may not be possible to optimize the bias voltage perfectly and in this case the value of the bias capacitor may also be adjusted, increasing the value will increase the bias voltage slightly. Once optimized verify correct operation under transient loading conditions to ensure the bias voltage is always ≥7 V.

Increase Value of Line Sense Resistor
The dissipation of the line sense resistor can be reduced by adding an additional resistor from the device C to V pin (Figure 23). Resistor \( R_{\text{LS1}} \) programs a fixed current from the CONTROL pin to the VOLTAGE MONITOR pin. This reduces the current needed from the DC BUS via \( R_{\text{LS2}} \) and \( R_{\text{LS2}} \) to exceed the line UV threshold current of the V pin. This allows the combined value of \( R_{\text{LS1}} \) and \( R_{\text{LS2}} \) to be increased from 4 MΩ to 10 MΩ while still maintaining the same line undervoltage threshold.

Although the line undervoltage (UV) threshold is maintained, the line overvoltage (OV) threshold voltage is doubled and the line feed-forward ripple rejection effectiveness reduced. In practice, for most consumer products, the higher line OV threshold has little impact due to the low 2 kV differential surge requirement that class of products has to withstand. This surge level results in a small increase in the DC bus voltage (filtered by the bulk capacitor) well below a voltage that could cause the device BV_{\text{DSS}} to be exceeded.

For proper operation of the device auto-restart feature a value <300 kΩ is required for \( R_{\text{OV}} \).

Configure Optocoupler Transistor as Part of Darlington Pair
Configuring the optocoupler as one of the transistors in a Darlington pair (Figure 24) typically reduces no-load input power by ≥1 mA × \( V_{\text{C}} \). The increased gain of the Darlington reduces the optocoupler LED (feedback) current required to provide a given CONTROL pin current to maintain output regulation.
As the secondary feedback current is sourced from the output, it represents an output load and therefore lowering the feedback current reduces this load and hence input power consumption. As the reduction is a function of the output voltage this approach is most effective for designs where the output feedback is derived from higher output voltage (>12 V).

Transistor Q<sub>n</sub> can be any general purpose NPN type. For stability a small value resistor (20 Ω) should be added from the emitter of Q<sub>n</sub> to the CONTROL pin. A second resistor from the base of Q<sub>n</sub> to the emitter of the optocoupler transistor compensates for optocoupler leakage current. This is also the reason the gain of the optocoupler should be limited to a CTR rank of A (80-160%) to ensure that at high temperature the leakage of the optocoupler transistor doesn’t modulate the feedback current.

On the secondary side the optocoupler LED series resistor (R<sub>16</sub> in Figure 31) should be increased to correctly set the overall loop gain. A value of 10 times that of a standard feedback configuration is a good initial estimate which can then be adjusted based on the control loop bode plot.

**Use of TLV431 vs. TL431 Secondary Reference IC**

In high voltage output designs (>12 V) switching from a TL431 to TLV431 can reduce no-load consumption by reducing the bias current needed by the reference IC. For correct operation the TL431 requires a supply current of 1 mA whereas for the TLV431 this is reduced to 100 μA. This reduction in supply current (fed from a resistor in parallel to the optocoupler LED) directly reduces the output loading and therefore input power.

**Implementing Overvoltage Protection Feature Using TOPSwitch-JX**

The bias winding output tracks the changes in the output voltage for the flyback topology. If the feedback loop fails and results in an increase in output voltage, the voltage of the bias winding will also increase. This can be used to detect an output overvoltage condition (Figures 20, 21).

A suitable Zener diode with a series resistor connected between the bias winding output and the V pin can be selected such that the Zener diode conducts once the bias winding voltage rises significantly (typically 20 % to 30 %) above the highest voltage at the output of the bias winding during normal operation (or under a transient loading condition during normal operation). A current injected in the V pin in excess of 112 μA will result in the switching cycle being terminated instantaneously. If the injected current remains higher than 112 μA for over 100 μs, the part will enter hysteretic OV shutdown. In such a situation, switching will resume as soon as the injected current reduces below the hysteresis point after completing an auto-restart cycle.

If the injected current exceeds 112 μA, the V pin responds by dropping the V pin voltage by 0.5 V. If the drop in V pin voltage causes the V pin current to jump to a value higher than 336 μA, the part enters a state of latched shutdown. If the value of the series resistor R<sub>OP</sub> is very small (in the range of 5 Ω to 22 Ω), the change of V pin voltage in response to the injected current reaching 112 μA is adequate to cause a current in excess of 336 μA to flow which results in latched overvoltage condition, requiring a reset. In this state the operation will not resume unless the input AC is cycled and the C pin capacitor is allowed to discharge, thereby resetting the part. Alternatively the latch may also be reset by disconnecting the X pin from the S pin. The TOPSwitch-JX stops switching and resets the OVP latch when it detects that less than 27 μA is being pulled out of the X pin.

This property is used in the Fast AC Reset circuit shown in Figure 28. The figure shows a simple internal latch reset circuit using a single BJT. The voltage on capacitor C1 changes much more rapidly as compared to the bulk capacitor allowing for a fast reset of the latch when the AC is cycled.
In some designs the Zener diode connected from the bias winding may become a source of noise injected into the V pin. This happens when the bias winding output ripple is high, or the circuit board layout allows noise from adjacent circuits to be coupled in the trace connecting the Zener diode to the V pin. In such a situation, the solution shown in Figure 21 should be used.

Implementing Over-Power Protection (OPP)
Primary side sensed over-power protection can be implemented via the V pin by sensing the voltage on the bias winding. Figure 22 shows this configuration. Zener diode VR\textsubscript{opp} provides the output overvoltage protection and VR\textsubscript{opp} together with R\textsubscript{p} and C\textsubscript{p} provides overpower protection. This approach works well where the desired OPP limit is >150\% of the full load output power.

The OPP feature relies on the imperfect coupling between the secondary and the bias winding. As the output load increases the bias winding voltage rises due to the effect of leakage inductance. If the bias voltage exceeds the voltage rating of VR\textsubscript{opp} current flows into the V pin causing the device to stop switching. The shutdown can be made latching or non-latching through the value of R\textsubscript{opp}. 5.1 k\Omega results in non-latching while <22 \Omega results in latching shutdown. To prevent false triggering during transient loads and startup R\textsubscript{p} and C\textsubscript{p} provide a delay, with a recommended time constant of approximately 2 ms or longer than the duration of any peak load conditions.

The voltage of VR\textsubscript{opp} should be higher than VR\textsubscript{opp} to prevent false triggering of OVP during startup and load transients.

Implementing an Accurate Over-Current protection (OCP)
The over-power protection (OPP) can also be used as a form of (loose) over-current protection. However if an accurate over-current protection (OCP) feature needs to be implemented, then a separate optocoupler based circuit can be used to detect the OCP threshold and turn off the switching device through the V pin.

Figure 30 shows an implementation of an accurate over-current protection circuit. The load current is monitored by measuring the voltage drop across a current sense resistor R\textsubscript{sense}. Shunt regulator IC U1 together with resistor divider network formed by R2 and R3 is used to generate an accurate voltage reference of 0.03 V at the inverting input of op-amp U2. This low voltage sense threshold allows for the use of small current sense resistors. Resistor R6 and C1 provide frequency compensation. In this example the value of R\textsubscript{sense} is chosen such that the over-current threshold is set at 5 A. At this programmed current, the voltage across R\textsubscript{sense} exceeds the reference voltage (0.03 V) causing the op-amp output to rise. This forward biases the diode in optocoupler thereby triggering a shutdown through the V pin. The value of R\textsubscript{sense} defines latching or non-latching shutdown. 5.1 k\Omega results in non-latching while <22 \Omega results in latching shutdown. If the over-current limit specification is wide, then a small signal diode may be used instead of U2 as a voltage reference.

Designing High-Power Power Supplies Using TOPSwitch-JX

At high power levels design of power supplies using a Flyback topology requires additional considerations.

1. Proximity losses in the transformer can be significant and makes design of flyback transformers at high power levels very sensitive to the construction method with respect to winding configuration and the choice of the number of strands in multi wire configuration. The choice of wire size in a high frequency transformer is dependent on switching frequency. Skin depth is proportional to switching frequency and limits the usable cross sectional area of each conductor. Multi-strand (filar) windings and litz wires are commonly used to reduce conduction losses in high frequency transformers. To further reduce skin effects, the use of foil windings is recommended especially for low voltage high current (>6 A) outputs.

2. Slight increases in leakage inductance of the transformer and PCB traces can lead to a large increase in dissipation in the snubber circuit. To reduce leakage inductance it is important to use sandwich winding construction in the transformer and minimize PCB trace lengths, especially the loop formed by the secondary winding, output diode and output capacitors. Design of the snubber circuit is critical in achieving high efficiency; typically at high power levels a correctly sized RCDZ clamp will ensure that the drain source voltage does not exceed 680 V.

3. At high output currents the secondary ripple current increases and may be above the rating of a single very low ESR output capacitor. It is therefore common to use multiple capacitors in parallel. In this case special attention must be paid to equalize the trace length to all capacitors to give even distribution of the ripple current. This ensures equal dissipation and temperature rise, critical to ensure an acceptable operating life. Even with multiple capacitors a second stage LC filter is required to reduce switching frequency ripple.

4. Minimize the length and loop area of PCB traces which carry large switching currents and voltages as these can be a source of radiated EMI.

For high power designs using any TOPSwitch-JX and especially for designs that use TOP269 – TOP271, it is recommended that provision is made on the PCB board for a small RC (or RCD) network positioned between the drain and source terminals (Figure 29). This reduces switching noise from affecting power supply operation and also helps in reducing radiated EMI. A 22 \Omega to 150 \Omega resistor and a 1 kV rated ceramic capacitor in the range of 10 pF to 33 pF will be suitable for most applications.

The addition of the diode reduces power dissipation in the snubber by up to a factor of 2.

Quick Design Checklist

As with any power supply, all TOPSwitch-JX designs should be verified with actual hardware to ensure that component specifications are not exceeded under worst-case conditions. The following minimum set of tests is strongly recommended:

1. Maximum drain voltage – verify that peak V\textsubscript{DS} does not exceed 680 V at highest input voltage and maximum overload output power. Maximum overload output power occurs when the output is overloaded to a level just before the power supply goes into auto-restart (loss of regulation).

2. Maximum drain current – at maximum ambient temperature, maximum input voltage and maximum output load, verify
drain current waveforms at start-up for any signs of transformer saturation and excessive leading edge current spikes. TOPSwitch-JX has a minimum leading edge blanking time of 180 ns to prevent premature termination of the ON-cycle. Verify that the leading edge current spike is below the allowed current limit envelope for the drain current waveform at the end of the 180 ns minimum blanking period.

3. Thermal check – at maximum output power, minimum input voltage and maximum ambient temperature; verify that temperature limits are not exceeded for the TOPSwitch-JX, transformer, output diodes and output capacitors. Enough thermal margin should be allowed for the part-to-part variation in the $R_{DS(ON)}$ of TOPSwitch-JX, as specified in the data sheet. A maximum SOURCE pin temperature for the V package or tab temperature for E package of 110 °C is recommended to allow for these variations. Alternatively, the design margin can be verified by connecting an external resistance that is in series with the DRAIN pin and is attached to the same heatsink. The resistance selected would be equal to the difference between the measured $R_{DS(ON)}$ of the device under test and the worst case maximum specification.
**Appendix A**

**Application Example**

**Low No-load, High Efficiency, 65 W, Universal Input Adapter Power Supply**

The circuit shown in Figure 31 shows a 90 VAC to 265 VAC input, 19 V, 3.42 A output power supply, designed for operation inside a sealed adapter case type. The goals of the design were highest full load efficiency, highest average efficiency (average of 25%, 50%, 75% and 100% load points), and very low no-load consumption. Additional requirements included latching output overvoltage shutdown and compliance to safety agency limited power source (LPS) limits. Measured efficiency and no-load performance is summarized in the table shown in the schematic which easily exceed current energy efficiency requirements.

In order to meet these design goals the following key design decisions were made.

**PI Part Selection**
- One device size larger selected than required for power delivery to increase efficiency.

The current limit programming feature of TOPSwitch-JX allows the selection of a larger device than needed for power delivery. This gives higher full load, low line efficiency by reducing the MOSFET conduction losses ($I_{DS}^2 \times R_{DSS}$) but maintains the overload power, transformer and other components size as if a smaller device had been used.

For this design one device size larger than required for power delivery (as recommended by the power table) was selected.

This typically gives the highest efficiency. Further increases in device size often results in the same or lower efficiency due to the larger switching losses associated with a larger MOSFET.

**Line Sense Resistor Values**
- Increasing line sensing resistance from 4 MΩ to 10.2 MΩ to reduce no-load input power dissipation by 16 mW.

Line sensing is provided by resistors R3 and R4 and sets the line undervoltage and overvoltage thresholds. The combined value of these resistors was increased from the standard 4 MΩ to 10.2 MΩ. This reduced the resistor dissipation, and therefore contribution to no-load input power, from ~26 mW to ~10 mW. To compensate the resultant change in the UV (turn-on) threshold resistor R20 was added between the CONTROL and VOLTAGE-MONITOR pins. This adds a DC current equal to ~16 mA into the V pin, requiring only 9 μA to be provided via R3 and R4 to reach the V pin UV (turn-on) threshold current of 25 μA and setting the UV threshold to 95 VDC.

This technique does effectively disable the line OV feature as the resultant OV threshold is raised from ~450 VDC to ~980 VDC. However in this design there was no impact as the value of input capacitance (C2) was sufficient to allow the design to withstand differential line surges greater than 2 kV without the peak drain voltage reaching the $B_{DSS}$ rating of U1.

**Clamp Configuration – RZCD vs. RCD**
- An RZCD (Zener bleed) was selected over an RCD clamp to give higher light load efficiency and lower no-load consumption.

The clamp network is formed by VR2, C4, R5, R6, and D2. It reduces no-load input power dissipation by 16 mW.

Increasing line sensing resistance from 4 MΩ to 10.2 MΩ reduces no-load input power dissipation by 16 mW.

**Figure 31. Schematic of High-Efficiency 19 V, 65 W, Universal Input Flyback Supply With Low No-Load.**

---

**PI Part Selection**

- One device size larger selected than required for power delivery to increase efficiency.

The current limit programming feature of TOPSwitch-JX allows the selection of a larger device than needed for power delivery. This gives higher full load, low line efficiency by reducing the MOSFET conduction losses ($I_{DS}^2 \times R_{DSS}$) but maintains the overload power, transformer and other components size as if a smaller device had been used.

For this design one device size larger than required for power delivery (as recommended by the power table) was selected.

This typically gives the highest efficiency. Further increases in device size often results in the same or lower efficiency due to the larger switching losses associated with a larger MOSFET.

**Line Sense Resistor Values**

- Increasing line sensing resistance from 4 MΩ to 10.2 MΩ to reduce no-load input power dissipation by 16 mW.

Line sensing is provided by resistors R3 and R4 and sets the line undervoltage and overvoltage thresholds. The combined value of these resistors was increased from the standard 4 MΩ to 10.2 MΩ. This reduced the resistor dissipation, and therefore contribution to no-load input power, from ~26 mW to ~10 mW. To compensate the resultant change in the UV (turn-on) threshold resistor R20 was added between the CONTROL and VOLTAGE-MONITOR pins. This adds a DC current equal to ~16 mA into the V pin, requiring only 9 μA to be provided via R3 and R4 to reach the V pin UV (turn-on) threshold current of 25 μA and setting the UV threshold to 95 VDC.

This technique does effectively disable the line OV feature as the resultant OV threshold is raised from ~450 VDC to ~980 VDC. However in this design there was no impact as the value of input capacitance (C2) was sufficient to allow the design to withstand differential line surges greater than 2 kV without the peak drain voltage reaching the $B_{DSS}$ rating of U1.

**Clamp Configuration – RZCD vs. RCD**

- An RZCD (Zener bleed) was selected over an RCD clamp to give higher light load efficiency and lower no-load consumption.

The clamp network is formed by VR2, C4, R5, R6, and D2. It reduces no-load input power dissipation by 16 mW.

Increasing line sensing resistance from 4 MΩ to 10.2 MΩ reduces no-load input power dissipation by 16 mW.
JX MOSFET. This arrangement was selected over a standard RCD clamp to improve light load efficiency and no-load input power.

In a standard RCD clamp C4 would be discharged by a parallel resistor rather than a resistor and series Zener. In an RCD clamp the resistor value is selected to limit the peak drain voltage under full load and overload conditions. However under light or no-load conditions this resistor value now causes the capacitor voltage to discharge significantly as both the leakage inductance energy and switching frequency are lower. As the capacitor has to be recharged to above the reflected output voltage each switching cycle the lower capacitor voltage represents wasted energy. It has the effect of making the clamp dissipation appear as a significant load just as if it were connected to the output of the power supply.

The RZCD arrangement solves this problem by preventing the voltage across the capacitor discharging below a minimum value (defined by the voltage rating of VR2) and therefore minimizing clamp dissipation under light and no-load conditions. A Darlington connection formed together with optocoupler Q2 was added to form a Darlington connection with U3B. This reduced the feedback current on the secondary to ~1 mA. This current is both sourced from the bias winding voltage (voltage across C10) and directly from the output. Both of these represent a load on the output of the power supply. To minimize the dissipation from the bias winding under no-load conditions the number of bias winding turns and value of C10 was adjusted to give a minimum voltage across C10 of ~9 V. This is the minimum required to keep the optocoupler biased. To minimize the dissipation of the secondary side feedback circuit Q2 was added to form a Darlington connection with U3B. This reduced the feedback current on the secondary to ~1 mA.

Typically the feedback current into the CONTROL pin at high line is ~3 mA. This current is both sourced from the bias winding (voltage across C10) and directly from the output. Both of these represent a load on the output of the power supply. To minimize the dissipation from the bias winding under no-load conditions the number of bias winding turns and value of C10 was adjusted to give a minimum voltage across C10 of ~9 V. This is the minimum required to keep the optocoupler biased. To minimize the dissipation of the secondary side feedback circuit Q2 was added to form a Darlington connection with U3B. This reduced the feedback current on the secondary to ~1 mA. The increased loop gain (due to the hFE of the transistor) was compensated by increasing the value of R16 and the addition of R25. A standard 2.5 V TL431 voltage reference was replaced with the 1.24 V LMV431 to reduce the supply current requirement from 1 mA to 100 μA.

Output Rectifier Choice
- Higher current rating, low Vf Schottky rectifier diode selected for output rectifier.

A dual 15 A, 100 V Schottky rectifier diode with a Vf of 0.455 V at 5 A was selected for D5. This is a higher current rating than required to reduce resistive and forward voltage losses to improve both full load and average efficiency. The use of a 100 V Schottky was possible due to the high transformer primary to secondary turns ratio (VCR = 110 V) which was in turn possible due to the high voltage rating of the TOPSwitch-JX internal MOSFET.

Increased Output Overvoltage Shutdown Sensitivity
- Transistor Q1 and VR1 added to improve the output over-voltage shutdown sensitivity.

During an open loop condition the output and therefore bias winding voltage will rise. When this exceeds the voltage of VR1 plus a Vf voltage drop Q1 turns on and current is fed into the V pin. The addition of Q1 ensures that the current into the V pin is sufficient to exceed the latching shutdown threshold even when the output is fully loaded while the supply is operating at low line as under this condition the output voltage overshoot is relatively small.

Output overload power limitation is provided via the current limit programming feature of the X pin and R7, R8 and R9. Resistors R8 and R9 reduce the device current limit as a function of increasing line voltage to provide a roughly flat overload power characteristic, below the 100 VA limited power source (LPS) requirement. In order to still meet this under a single fault condition (such as open circuit of R8) the rise in the bias voltage that occurs during an overload condition is also used to trigger a latching shutdown.

Very Low No-load, High Efficiency, 30 W, Universal Input, Open Frame, Power Supply

The circuit shown in Figure 32 below shows an 85 VAC to 265 VAC input, 12 V, 2.5 A output power supply. The goals of the design were highest full load efficiency, average efficiency (average of 25%, 50%, 75% and 100% load points), very low no-load consumption. Additional requirements included latching output overvoltage shutdown and compliance to safety agency limited power source (LPS) limits. Actual efficiency and no-load performance is summarized in the table shown in the schematic which easily exceed current energy efficiency requirements.

In order to meet these design goals the following key design decisions were made.

PI Part Selection
- Ambient of 40 °C allowed one device size smaller than indicated by the power table.

The device selected for this design was based on the 85-265 VAC, Open Frame, PCB heatsinking column of power table (Table 1). One device size smaller was selected (TOP266V vs. TOP267V) due to the ambient specification of 40 °C (vs. the 50°C assumed in the power table) and the optimum PCB area and layout for
the device heatsink. The subsequent thermal and efficiency data confirmed this choice. The maximum device temperature was 107°C at full load, 40 °C, 85 VAC, 47 Hz (worst case conditions) and average efficiency exceeded 83% ENERGY STAR and EuP Tier 2 requirements.

Transformer Core Selection
• 132 kHz switching frequency allowed the selection of smaller core for lower cost.

The size of the magnetic core is a function of the switching frequency. The choice of the higher switching frequency of 132 kHz allowed for the use of a smaller core size. The higher switching frequency does not negatively impact the efficiency in TOPSwitch-JX designs due its small drain to source capacitance (C_{oss}) as compared to that of discrete MOSFETs.

Line Sense Resistor Values
• Increasing line sensing resistance from 4 MΩ to 10.2 MΩ to reduce no-load input power dissipation by 16 mW.

Line sensing is provided by resistors R1 and R2 and sets the line undervoltage and overvoltage thresholds. The combined value of these resistors was increased from the standard 4 MΩ to 10.2 MΩ. This reduced the resistor, and therefore contribution to no-load input power, from ~26 mW to ~10 mW. To compensate to no-load input power, from ~26 mW to ~10 mW. To compensate

The resultant change in the UV threshold resistor R12 was to no-load input power, from ~26 mW to ~10 mW. To compensate to 10.2 MΩ the value of these resistors was increased from the standard 4 MΩ.

This technique does effectively disable the line OV feature as the resultant OV threshold is raised from ~450 VDC to ~980 VDC. However in this design there was no impact as the value of input capacitance (C3) was sufficient to allow the design to withstand differential line surges greater than 1 kV without the peak drain voltage reaching the BV_{DSS} rating of U1.

Clamp Configuration – RZCD vs. RCD
• An RZCD (Zener bleed) was selected over RCD to give higher light load efficiency and lower no-load consumption.

The clamp network is formed by VR1, C4, R5 and D5. It limits the peak drain voltage spike caused by leakage inductance to below the BV_{DSS} rating of the internal TOPSwitch-JX MOSFET. This arrangement was selected over a standard RCD clamp to improve light load efficiency and no-load input power.

In a standard RCD clamp C4 would be discharged by a parallel resistor rather than a resistor and series Zener. In an RCD clamp the resistor value of R5 is selected to limit the peak drain voltage under full load and over-load conditions. However under light or no-load conditions this resistor value now causes the capacitor voltage to discharge significantly as both the leakage inductance energy and switching frequency are lower. As the capacitor has to be recharged to above the reflected output voltage each switching cycle the lower capacitor voltage represents wasted energy. It has the effect of making the clamp dissipation appear as a significant load just as if it were connected to the output of the power supply.

The RZCD arrangement solves this problem by preventing the voltage across the capacitor discharging below a minimum

<table>
<thead>
<tr>
<th>Input Voltage (VAC)</th>
<th>85</th>
<th>115</th>
<th>230</th>
</tr>
</thead>
<tbody>
<tr>
<td>Full Load Efficiency (%)</td>
<td>81.25</td>
<td>83.60</td>
<td>86.21</td>
</tr>
<tr>
<td>Average Efficiency (%)</td>
<td>84.07</td>
<td>85.13</td>
<td>86.21</td>
</tr>
<tr>
<td>No-load Input Power (mW)</td>
<td>61.98</td>
<td>74.74</td>
<td>90.28</td>
</tr>
</tbody>
</table>

Figure 32. Schematic of High-Efficiency 12 V, 30 W, Universal Input Flyback Supply With Very Low No-load.
value (defined by the voltage rating of VR1) and therefore minimizing clamp dissipation under light and no-load conditions. Zener VR1 is shown as a high peak dissipation capable TVS however a standard lower cost Zener may also be used due to the low peak current that component experiences.

In many designs a resistor value of less than 50 \( \Omega \) may be used in series with C4 to damp out high frequency ringing and improve EMI but this was not necessary in this case.

**Feedback Configuration**

- A high CTR optocoupler was used to reduce secondary bias currents and no-load input power.
- Low voltage, low current voltage reference IC used on secondary side to reduce secondary side feedback current and no-load input power.
- Bias winding voltage tuned to ~9 V at no-load, high line to reduce no-load input power.

Typically the feedback current into the CONTROL pin at high line is ~3 mA. This current is both sourced from the bias winding (voltage across C10) and directly from the output. Both of these represent a load on the output of the power supply.

To minimize the dissipation from the bias winding under no-load conditions the number of bias winding turns and value of C7 was adjusted to give a minimum voltage across C7 of ~9 V. This is the minimum required to keep the optocoupler biased and the output in regulation.

To minimize the dissipation of the secondary side feedback circuit a high CTR (CTR of 300 – 600%) optocoupler type was used. This reduces the secondary side opto-led current from ~3 mA to <~1 mA and therefore the effective load on the output. A standard 2.5 V TL431 voltage reference was replaced with the 1.24 V LMV431 to reduce the supply current requirement of this component from 1 mA to 100 \( \mu \)A.

**Output Rectifier Choice**

- Use of high \( V_{OR} \) allows the use of a 60 V Schottky diode for high efficiency and lower cost.

The higher \( BV_{DSSI} \) rating of the TOPSwitch-JX of 725 V (compared to 600 V or 650 V rating of typical power MOSFETs) allowed a higher transformer primary to secondary turns ratio (reflected output voltage or \( V_{OR} \)). This reduced the output diode voltage stress and allowed the use of cheaper and more efficient 60 V (vs. 80 V or 100 V) Schottky diodes. The efficiency improvement occurs due the lower forward voltage drop of the lower voltage diodes. Two parallel connected axial 5 A, 60 V Schottky rectifier diodes were selected for both low cost and high efficiency. This allowed PCB heatsinking of the diode for low cost while maintaining efficiency compared to a single higher current TO-220 packaged diode mounted on a heatsink. For this configuration the recommendation is that each diode is rated at twice the output current and that the diodes share a common cathode PCB area for heatsinking so that their temperatures track. In practice the diodes current share quite effectively as can be demonstrated by monitoring their individual temperatures.

**Output Inductor Post Filter Soft-Finish**

- Inductor L2 used to provide an output soft-finish and eliminate a capacitor.

To prevent output overshoot during start-up the voltage that appears across L2 is used to provide a soft-finish function. When the voltage across L2 exceeds the forward drop of U2A and D10 current flows though the optocoupler LED and provides feedback to the primary. This arrangement acts to limit the rate of rise of the output voltage until it reaches regulation and eliminates the capacitor that is typically placed across U3 to provide the same function.
Appendix B

Multiple Output Flyback Power Supply Design

The only difference between a multiple output flyback power supply and a single output flyback power supply of the same total output power is on the secondary side design.

Design with Lumped Output Power

A simple multiple output flyback design is described in detail in AN-22, “Designing Multiple Output Flyback Power Supplies with TOPSwitch.” The design method starts with a single output equivalent by lumping output power of all outputs to one main output. Secondary peak current \(I_{SP}(n)\) and RMS current \(I_{SRMS}(n)\) are derived. Output average current \(I_O(n)\), corresponding to the lumped power, is also calculated.

Assumption for Simplification

The current waveforms in the individual output windings are determined by the impedance in each circuit, which is a function of leakage inductance, rectifier characteristics, capacitor value and output load. Although this current waveform may not be exactly the same from output to output, it is reasonable to assume that, to the first order, all output currents have the same shape as for the single output equivalent of combined circuit.

Output RMS Current vs. Average Current

The output average current is always equal to the DC load current, while the RMS value is determined by current wave shape. Since the current wave shapes are assumed to be the same for all outputs, their ratio of RMS to average currents must also be identical. Therefore, with the output average current known, the RMS current for each output winding can be calculated as

\[
I_{SRMS}(n) = I_O(n) \times \frac{I_{SRMS}}{I_O}.
\]

where \(I_{SRMS}\) and \(I_O\) are the secondary RMS current and output average current of the output, and \(I_{SRMS}\) and \(I_O\) are the secondary RMS current and output average current for the lumped single output equivalent design.

Customization of Secondary Designs for Each Output

The turns for each secondary winding are calculated based on the respective output voltage \(V_O(n)\):

\[
N_S(n) = N_S \times \frac{V_O(n) + V_D(n)}{V + V_D(n)}
\]

Output rectifier maximum inverse voltage is

\[
PIV_S(n) = V_{MAX} \times \frac{N_S(n)}{N_P} + V_D(n)
\]

With output RMS current \(I_{SRMS}(n)\), secondary number of turns \(N_S(n)\) and output rectifier maximum inverse voltage \(PIV_S(n)\) known, the secondary side design for each output can now be carried out exactly the same way as for the single output design.

Secondary Winding Wire Size

The TOPSwitch-JX design spreadsheet assumes a CMA of 200 when calculating secondary winding wire diameters. This gives the minimum wire sizes required for the RMS currents of each output using separate windings. Designers may wish to use larger size wire for better thermal performance. Other considerations, such as skin effect and bobbin coverage, may suggest the use of a smaller wire by using multiple strands wound in parallel. In addition, practical considerations in transformer manufacturing may also dictate the wire size.
For the latest updates, visit our website: www.powerint.com

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations patents may be found at www.powerint.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.powerint.com/ip.htm.

Life Support Policy

POWER INTEGRATIONS PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF POWER INTEGRATIONS. As used herein:

1. A Life support device or system is one which, (i) is intended for surgical implant into the body, or (ii) supports or sustains life, and (iii) whose failure to perform, when properly used in accordance with instructions for use, can be reasonably expected to result in significant injury or death to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

The PI logo, TOPSwitch, TinySwitch, LinkSwitch, DPA-Switch, PeakSwitch, EcoSmart, Clampingless, E-Shield, Filterfuse, StakFET, PI Expert and PI FACTS are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies.

©2010, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

World Headquarters
5245 Hellyer Avenue
San Jose, CA 95138, USA.
Main: +1-408-414-9200
Customer Service:
Phone: +1-408-414-9665
Fax: +1-408-414-9765
e-mail: usasales@powerint.com

China (Shanghai)
Room 1601/1610, Tower 1
Kerry Everbright City
No. 218 Tianmu Road West
Shanghai, P.R.C. 200070
Phone: +86-21-6354-6323
Fax: +86-21-6354-6325
e-mail: chinasales@powerint.com

China (Shenzhen)
Rm A, B & C 4th Floor, Block C,
Electronics Science and Technology Bldg., 2070
Shennan Zhong Rd,
Shenzhen, Guangdong,
China, 518031
Phone: +86-755-8379-3243
Fax: +86-755-8379-5828
e-mail: chinasales@powerint.com

Germany
Rueckertstrasse 3
D-80336, Munich
Germany
Phone: +49-89-5527-3910
Fax: +49-89-5527-3920
e-mail: eurosales@powerint.com

India
#1, 14th Main Road
Vasanthanagar
Bangalore-560052 India
Phone: +91-80-4113-8020
Fax: +91-80-4113-8023
e-mail: indiasales@powerint.com

Italy
Via De Amicis 2
20091 Bresso MI
Italy
Phone: +39-028-928-6000
Fax: +39-028-928-6009
e-mail: eurosales@powerint.com

Japan
Kosei Dai-3 Bldg.
2-12-11, Shin-Yokomana,
Kohoku-ku
Yokohama-shi Kanagawa
222-0033 Japan
Phone: +81-45-471-1021
Fax: +81-45-471-3717
e-mail: japansales@powerint.com

Korea
RM 602, 6FL
Korea City Air Terminal B/D, 159-6
Samsung-Dong, Kangnam-Gu,
Seoul, 135-728, Korea
Phone: +82-2-2016-6610
Fax: +82-2-2016-6630
e-mail: koreasales@powerint.com

Singapore
51 Newton Road
#15-08/10 Goldhill Plaza
Singapore, 308900
Phone: +65-6358-2160
Fax: +65-6358-2015
e-mail: singaporesales@powerint.com

Taiwan
5F, No. 318, Nei Hu Rd., Sec. 1
Nei Hu Dist.
Taipei, Taiwan 114, R.O.C.
Phone: +886-2-2659-4570
Fax: +886-2-2659-4550
e-mail: taiwansales@powerint.com

Europe HQ
1st Floor, St. James’s House
East Street, Farnham
Surrey GU9 7TJ
United Kingdom
Phone: +44 (0) 1252-730-141
Fax: +44 (0) 1252-727-689
e-mail: eurosales@powerint.com

Applications Hotline
World Wide +1-408-414-9660

Applications Fax
World Wide +1-408-414-9760