

A Compendium of Application Circuits for Intersil's Digitally-Controlled (XDCP) Potentiometers

Application Note

April 27, 2005

AN1145.0

Author: Chuck Wojslaw

Introduction

This Note lists a number of application circuits for Intersil's digitally-controlled (XDCP) potentiometers. The application circuits, shown in basic form, illustrate the wide variety of possible functions that can be implemented using the variability of the potentiometer in conjunction with standard active devices like operational amplifiers and comparators. The types of circuits include control circuits, converters. filters, signal processing circuits, regulators, waveshapers, analog computing circuits, and signal sources. In the detail design of these circuits, proper supply filtering and proper grounding techniques must be used.


Intersil's potentiometers are controlled through the 2-wire, 3wire, or SPI computer serial-interfaces or buses. For front panel, pushbutton type applications, Intersil's pushpots are

recommended. General technical publications and other Intersil application notes discuss the various computer serial-interfaces to the electronic potentiometer.


Electronic Digitally-controlled (XDCP) potentiometers provide three powerful application advantages; (1) the variability and reliability of a solid-state potentiometer, (2) the flexibility of computer-based digital controls, and (3) the retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data. In addition, the packages of the potentiometers are completely compatible with other electronic components and hence reduce manufacturing assembly costs.

Expanded versions of many of the circuits listed in this paper are available in other Intersil application notes. The reader is invited to examine the Application Note Index for these cases.

Applications



Three terminal Potentiometer: Variable voltage divider



Two terminal Variable Resistor; Variable current

FIGURE 1. Basic Configurations of Electronic Potentiometers




all-electronics.de ENTWICKLUNG. FERTIGUNG. AUTOMATISIERUNG


Entdecken Sie weitere interessante Artikel und News zum Thema auf all-electronics.de!

Hier klicken & informieren!


Buffered Reference Voltage



Cascading Techniques




Noninverting Amplifier




 $V_{O} = (1+R_{2}/R_{1})V_{S}$

Voltage Regulator




 $V_{O}(REG) = 1.25V (1+R_{2}/R_{1})+I_{adj} R_{2}$

Offset Voltage Adjustment




Comparator with Hysterisis




 $\begin{aligned} &V_{UL} = \{R_1/(R_1 + R_2)\} \ V_O(max) \\ &V_{LL} = \{R_1/(R_1 + R_2)\} \ V_O(min) \end{aligned}$

Attenuator




 $V_0 = G V_S$ -1/2 $\leq G \leq +1/2$


Inverting Amplifier



Filter




Equivalent L-R Circuit




 $Z_{IN} = R_2 + s R_2 (R_1 + R_3) C_1 = R_2 + s Leq$ $(R_1 + R_3) >> R_2$

Function Generator



 $\begin{array}{l} \text{frequency} \propto R_1,\,R_2,\,C\\ \text{amplitude} \propto R_A,\,R_B \end{array}$


I to V Converter



 $V_0 / I_S = -R_3(1+R_2/R_1) + R_2$


Current Source R_1 R_1 R_1 R_1 R_1 R_1 R_1 R_1 R_2 R_3 R_4 R_1 R_1 R_2 R_3 R_4 R_4 R_4 R_4 R_4 R_5 R_6 R_7 R_8

Phase Shifter




 \angle V_O/V_S = 180° – 2tan⁻¹ ω RC

Capacitance Multiplier




 $C_{IN} = C (1 + R_2/R_1)$

Absolute Value Amplifier with Gain



Level Detector




$$V_{OUT} = High for V_S < -\frac{R_1}{R_2}V_R$$

$$V_{OUT} = Low for V_S > -\frac{R_1}{R_2}V_F$$


$$R_1 + R_2 = R_{POT}$$

Level Detector




$$V_T > V_W$$
, $V_{OUT} = High$
 $V_T < V_W$, $V_{OUT} = Low$


Oscillator



Frequency \propto R, C Duty Cycle \propto R₁, R₂, R₃

Time Delay





$$\Delta t = RCIn \qquad \left(\frac{5V}{5V - V_W}\right)$$

Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that the Application Note or Technical Brief is current before proceeding.

5