IEEE 1588 PTP Solutions

Get synchronized!
IEEE 1588 PTP is a packet-based time-synchronization mechanism typically used in Ethernet networks. It synchronizes the clocks of different devices with the most accurate clock on the network – usually a precise, grandmaster clock, such as one using a GPS time signal. The master-slave relationship is configured by a “best master clock” algorithm. The configuration adapts automatically as devices are added to or removed from the network.

Depending on the type of network and the hardware used, IEEE 1588 PTP can achieve time-synchronization accuracies of under 100 nanoseconds. In complex networks with partially unknown packet delays, such as in typical telecom applications, IXXAT offers a special filter that helps to improve synchronization accuracy.

**When it comes to device or system synchronization in the nano second range, trust on our versatile and reliable IEEE 1588 solutions**

**IXXAT and IEEE 1588**

As the market leader in IEEE 1588 PTP Protocol Software, IXXAT offers a highly developed, application-proven package with a wide range of functions. IXXAT’s collaboration with major semiconductor manufacturers, and active participation within the relevant standards committees, insures continuous product improvements according to the latest technical standards. This means you can trust the IXXAT IEEE 1588 PTP solution as a solid basis for your current and future development.

**Products**

**IEEE 1588 Protocol Software**

The IXXAT IEEE 1588 PTP Protocol Software enables quick and simple development of IEEE 1588-2008 compliant devices. The software is modular, making it easy to adapt it exactly to application requirements. The interfaces with the target platform, for example to access the UDP/IP socket, are grouped in a separate adaptation layer for which the only requirement is a multicast capable UDP/IP stack. This simplifies porting to target systems and ensures quick integration.

IXXAT supports a wide range of hardware and OS platforms such as:

- Freescale QorIQ P2020
- Freescale i.MX28
- STMicroelectronics STM32F107/207
IXXAT IEEE 1588 IP-Core

As an addition to the IEEE 1588 PTP Protocol Software, the IXXAT IEEE 1588 IP-Core adds accurate time-stamping capability, a trigger unit and an IEEE 1588 compliant real-time clock to FPGAs. By processing the synchronization packets between the PHY and the MAC, you can achieve clock synchronization in the two digit nanosecond range. The scalability of ports and timer/trigger units enables the IXXAT IEEE 1588 IP-Core to be used as a component in complex devices with several network interfaces.

IXXAT IEEE 1588 PTP Management Tool

The IXXAT IEEE 1588 PTP Management Tool uses the management interface of PTP clocks to work with all IEEE 1588-2008 compliant PTP clocks. The GUI describes the current system hierarchy and a time graph of the synchronization behavior. Single nodes can be selected for reading and modifying the properties or the entire network can be monitored and configured, making the IXXAT IEEE 1588 PTP Management Tool an ideal complement to the IXXAT IEEE 1588 Protocol Software for developing and commissioning PTP clocks.

Services and Support

Technology Seminars

One day training on IEEE 1588 PTP technology, mechanisms, and applications. You can combine this seminar with the Code Introduction Training (see below).

Code Introduction Training

One day training on the source code running on a target platform. This training explains in detail the interfaces, processes, and data flows within the IEEE 1588 stack and describes how to adapt it to various platforms.

Development Services

- Requirement analysis and specification
- Adaptation and implementation support and services
- Hardware development
- Troubleshooting and on-site support

Maintenance and Support Contract

- Free updates and bug fixes
- Participation in the developments of the stack
- Technical support by phone or e-mail
Success Stories

IXXAT IEEE 1588 PTP Solutions are Already Used...
- For Geological measurements with high numbers of widely distributed sensors
- At telecommunications companies making mobile backhaul solutions, GPS grandmaster clocks or test devices
- By day-trading software companies for synchronizing servers
- In Intelligent Electronic Devices (IEDs) for electric power sub-station distribution
- By industrial networking companies
- To synchronize satellites
- For the LXI conformance test, which is based on the IXXAT stack and IXXAT’s external clock hardware

Customer Benefits

Technical Benefits
- Modular and scalable solutions (easy to adapt to specific requirements)
- Ease of porting to target systems
- Optimized use of memory and resources for embedded applications
- Short synchronization time at system start, after changes in the network as well as in response to disturbances

Minimizing the Cost and Development Risk
- Complete software suite from one supplier

Overview of Products and Features

<table>
<thead>
<tr>
<th>Products</th>
<th>IEEE 1588 PTP Protocol Software</th>
<th>IEEE 1588 PTP IP-Core Module for FPGAs</th>
<th>IEEE 1588 PTP Management Tool</th>
</tr>
</thead>
<tbody>
<tr>
<td>Description</td>
<td>Software package for easy and rapid development of IEEE 1588 devices</td>
<td>Real-time clock and timer/trigger unit for Altera FPGAs (Solutions for Xilinx FPGAs on request)</td>
<td>Tool for monitoring and configuring IEEE 1588 networks</td>
</tr>
<tr>
<td>Included functions</td>
<td>Ordinary/boundary clock</td>
<td>Setting/adjusting the real-time clock by software</td>
<td>Automatic detection of PTP clocks in the network</td>
</tr>
<tr>
<td></td>
<td>Best Master Clock algorithm</td>
<td>Time-stamping of external input signals by the trigger unit</td>
<td>Supports multicast and unicast</td>
</tr>
<tr>
<td></td>
<td>Management protocol/interface</td>
<td>Triggering external output signals based on configurable timers</td>
<td>Supports data sets of the ordinary, boundary and transparent clocks</td>
</tr>
<tr>
<td></td>
<td>Multicast support</td>
<td>MII interface for detecting incoming/outgoing sync messages</td>
<td>Display of the master-slave relationship of PTP clocks in a tree hierarchy</td>
</tr>
<tr>
<td></td>
<td>One-step/two-step support</td>
<td>Standard address bus / data bus interface</td>
<td>Display of the PTP clock data sets</td>
</tr>
<tr>
<td></td>
<td>Peer-to-peer/end-to-end delay mechanism</td>
<td>Buffer for time-stamp and additional information for message assignment, including the possibility of interrupt generation</td>
<td>Adjustment of the clock configuration using SET and COMMAND messages</td>
</tr>
<tr>
<td></td>
<td>UDP/IPv4 multicast support</td>
<td>Variable external clock frequency</td>
<td>Graphic output of “One Way Delay”, “Offset from Master” and “Observed Drift”</td>
</tr>
<tr>
<td></td>
<td>Simple API for the application connection</td>
<td>Generating external PPS signals to check the clock synchronization.</td>
<td>Adjustable PTP domain</td>
</tr>
<tr>
<td></td>
<td>Works with or without OS</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>Annex J – default PTP profiles</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>