Dual Output Regulator Uses Only One Inductor – Design Note 100
Carl Nelson

Many modern circuit designs still need a dual polarity supply. Communication and data acquisition are typical areas where both 5V and –5V are needed for some of the IC chips. It would be nice if a single switching regulator could supply both outputs with good regulation and a minimum of magnetic components. The circuit in Figure 1 is a good example of exploiting the best advantages of components and topologies to achieve a very small, dual output regulator with a single magnetic component.

The 5V output is generated using the LT®1376 buck converter. This device uses special design techniques and high speed processing to create a 500kHz design that is much smaller and more efficient than previous monolithic circuits. The current mode architecture and saturating switch design allow the LT1376 to deliver up to 1.5A load current from the tiny 8-pin SO package. L1 is a 10µH surface mount inductor from Coiltronics. It is manufactured with two identical windings that can be connected in series or parallel. One of the windings is used for the buck converter.

The second winding is used to create a negative output SEPIC (Single Ended Primary Inductance Converter) topology using D3, C4, C5, and the second half of L1. This converter takes advantage of the fact that the switching signal driving L1 as a positive buck converter is already the correct amplitude for driving a –5V SEPIC converter. During switch off time, the voltage across L1 is equal to the 5V output plus the forward voltage of D1. An identical voltage is generated in the second winding, which is connected to generate –5V using D3 and C5. Without C4, this would be a simple flyback winding connection with modest regulation. The addition of C4 creates the SEPIC topology. Note that the voltage swing at both ends of C4 is theoretically identical even without the capacitor. The undotted end of both windings goes to a zero AC voltage node, so the equal windings will have equal voltages at the opposing ends. Unfortunately, coupling between windings is never perfect, and load regulation at the negative output suffers as a result. The addition of C4 forces the winding potentials to be equal and gives much better regulation.

Regulation Performance and Efficiency

Figure 2 details the regulation performance of the circuit. The positive output combined load and line regulation is better than 1%, and this was considered good enough to forgo a graph. Negative output voltage is graphed as a function of negative load current for several values of positive load current. For best regulation, the negative output should have a preload of at least 1% of the maximum positive load.

The total output current of this circuit is limited by the maximum switch current of the LT1376. The following formula gives peak switch current, which cannot exceed 1.5A. This formula, in the spirit of simplicity, is simplified, so caution must be used if it indicates close to 1.5A peak current.

\[ I_{PEAK} = 0.25A + (I^+) + (2)(I^-) \] (Must be less than 1.5A)

Maximum negative load current is limited by the +5V load. A typical limit is one half of 5V current, but a more exact number can be found from:

Max Negative Load = \( (I^+)(0.07)(V_{IN} - 2) \)
current into the +5V output capacitor is a triwave, typically 0.3A_p-p_, so an ESR of 0.1Ω in C1 will give 30mV_p-p_ output ripple. It is interesting to note that this ripple current is about one half of what would be expected for a buck converter. This occurs because the two windings are driven in parallel, so magnetizing current divides equally between the windings.

Ripple current peak-to-peak into the −5V output capacitor is approximately equal to twice the negative load current. The wave shape is roughly rectangular, and so is the resultant output ripple voltage. A 100mA negative load and 0.1Ω ESR output capacitor will have (2)(0.1A)(0.1Ω) = 20mV_p-p_ ripple. A word of caution, however; the current waveform contains fast edges, so the inductance of the output capacitor multiplied by the rate-of-rise of the current will generate very narrow spikes superimposed on the output ripple. With capacitor inductance of 5nH, and dI/dt = 0.05A/ns, the spike amplitude will be 250mV! Now for the good news. The effective bandwidth of the spikes is all above 20MHz, so it is very easy to filter them out. In fact, the inductance of the output PC board traces (20nH/in) coupled with load bypass capacitors will normally filter out the spikes. The only caveat is that if the load bypass capacitors are very low ESR types like ceramic, they should be paralleled with a larger tantalum capacitor to reduce the Q of the filter.

Both outputs can be shut down simultaneously by driving the LT1376 shutdown pin low. An undervoltage lockout function can also be implemented by connecting a resistor divider to the shutdown pin. See the LT1376 data sheet for details.